

## Power MOSFET



**RoHS**  
COMPLIANT  
HALOGEN  
**FREE**  
Available

PRODUCT SUMMARY	
$V_{DS}$ (V)	-100
$R_{DS(on)}$ ( $\Omega$ )	$V_{GS} = -10$ V   1.2
$Q_g$ (Max.) (nC)	8.7
$Q_{gs}$ (nC)	2.2
$Q_{gd}$ (nC)	4.1
Configuration	Single


### FEATURES

- Surface mount
- Available in tape and reel
- Dynamic  $dV/dt$  rating
- Repetitive avalanche rated
- P-channel
- Fast switching
- Ease of paralleling
- Material categorization: for definitions of compliance please see [www.vishay.com/doc?99912](http://www.vishay.com/doc?99912)


### DESCRIPTION

Third generation power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The SOT-223 package is designed for surface-mount using vapor phase, infrared, or wave soldering techniques. Its unique package design allows for easy automatic pick-and-place as with other SOT or SOIC packages but has the added advantage of improved thermal performance due to an enlarged tab for heatsinking. Power dissipation of greater than 1.25 W is possible in a typical surface mount application.



Marking code: FF



P-Channel MOSFET

ORDERING INFORMATION		
Package	SOT-223	SOT-223
Lead (Pb)-free and Halogen-free	SiHFL9110-GE3	SiHFL9110TR-GE3 <sup>a</sup>
Lead (Pb)-free	IRFL9110PbF	IRFL9110TRPbF <sup>a</sup>
	SiHFL9110-E3	SiHFL9110T-E3 <sup>a</sup>

#### Note

- a. See device orientation.

ABSOLUTE MAXIMUM RATINGS ( $T_C = 25$ °C, unless otherwise noted)				
PARAMETER	SYMBOL	LIMIT	UNIT	
Drain-Source Voltage	$V_{DS}$	-100	V	
Gate-Source Voltage	$V_{GS}$	$\pm 20$		
Continuous Drain Current	$V_{GS}$ at -10 V	$T_C = 25$ °C	-1.1	A
		$T_C = 100$ °C	-0.69	
Pulsed Drain Current <sup>a</sup>	$I_{DM}$	-8.8		
Linear Derating Factor		0.025	W/°C	
Linear Derating Factor (PCB Mount) <sup>e</sup>		0.017		
Single Pulse Avalanche Energy <sup>b</sup>	$E_{AS}$	100	mJ	
Avalanche Current <sup>a</sup>	$I_{AR}$	-1.1	A	
Repetitive Avalanche Energy <sup>a</sup>	$E_{AR}$	0.31	mJ	
Maximum Power Dissipation	$P_D$	$T_C = 25$ °C	3.1	W
		$T_A = 25$ °C	2.0	
Peak Diode Recovery $dV/dt$ <sup>c</sup>	$dV/dt$	-5.5	V/ns	
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to +150	°C	
Soldering Recommendations (Peak Temperature) <sup>d</sup>	for 10 s	300		

#### Notes

- Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- $V_{DD} = -25$  V, starting  $T_J = 25$  °C,  $L = 7.7$  mH,  $R_g = 25$   $\Omega$ ,  $I_{AS} = -4.4$  A (see fig. 12).
- $I_{SD} \leq -4.4$  A,  $dI/dt \leq -75$  A/ $\mu$ s,  $V_{DD} \leq V_{DS}$ ,  $T_J \leq 150$  °C.
- 1.6 mm from case.
- When mounted on 1" square PCB (FR-4 or G-10 material).



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient (PCB Mount) <sup>a</sup>	R <sub>thJA</sub>	-	-	60	°C/W
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	-	-	40	

**Note**

a. When mounted on 1" square PCB (FR-4 or G-10 material).

SPECIFICATIONS (T <sub>J</sub> = 25 °C, unless otherwise noted)							
PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
<b>Static</b>							
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = -250 μA		-100	-	-	V
V <sub>DS</sub> Temperature Coefficient	ΔV <sub>DS</sub> /T <sub>J</sub>	Reference to 25 °C, I <sub>D</sub> = -1 mA		-	-0.091	-	V/°C
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μA		-2.0	-	-4.0	V
Gate-Source Leakage	I <sub>GSS</sub>	V <sub>GS</sub> = ± 20 V		-	-	± 100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = -100 V, V <sub>GS</sub> = 0 V		-	-	-100	μA
		V <sub>DS</sub> = -80 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C		-	-	- 500	
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = -10 V	I <sub>D</sub> = -0.66 A <sup>b</sup>	-	-	1.2	Ω
Forward Transconductance	g <sub>fs</sub>	V <sub>DS</sub> = -50 V, I <sub>D</sub> = -0.66 A		0.82	-	-	S
<b>Dynamic</b>							
Input Capacitance	C <sub>iSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = - 25 V, f = 1.0 MHz, see fig. 5		-	200	-	pF
Output Capacitance	C <sub>oSS</sub>			-	94	-	
Reverse Transfer Capacitance	C <sub>rSS</sub>			-	18	-	
Total Gate Charge	Q <sub>g</sub>	V <sub>GS</sub> = -10 V	I <sub>D</sub> = -4.0 A, V <sub>DS</sub> = -80 V, see fig. 6 and 13 <sup>b</sup>	-	-	8.7	nC
Gate-Source Charge	Q <sub>gs</sub>			-	-	2.2	
Gate-Drain Charge	Q <sub>gd</sub>			-	-	4.1	
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = -50 V, I <sub>D</sub> = -4.0 A, R <sub>G</sub> = 24 Ω, R <sub>D</sub> = 11 Ω, see fig. 10 <sup>b</sup>		-	10	-	ns
Rise Time	t <sub>r</sub>			-	27	-	
Turn-Off Delay Time	t <sub>d(off)</sub>			-	15	-	
Fall Time	t <sub>f</sub>			-	17	-	
Internal Drain Inductance	L <sub>D</sub>	Between lead, 6 mm (0.25") from package and center of die contact		-	4.0	-	nH
Internal Source Inductance	L <sub>S</sub>			-	6.0	-	
<b>Drain-Source Body Diode Characteristics</b>							
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	-1.1	A
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>			-	-	-8.8	
Body Diode Voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °C, I <sub>S</sub> = -1.1 A, V <sub>GS</sub> = 0 V <sup>b</sup>		-	-	-5.5	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = 25 °C, I <sub>F</sub> = -4.0 A, dI/dt = 100 A/μs <sup>b</sup>		-	80	160	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>			-	0.15	0.30	μC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> and L <sub>D</sub> )					

**Notes**

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width ≤ 300 μs; duty cycle ≤ 2 %.



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit



Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit

**Peak Diode Recovery dV/dt Test Circuit**



**Note**  
• Compliment N-Channel of D.U.T. for driver



**Note**  
a.  $V_{GS} = -5\text{ V}$  for logic level and  $-3\text{ V}$  drive devices

**Fig. 14 - For P-Channel**

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see [www.vishay.com/ppg?91196](http://www.vishay.com/ppg?91196).

## SOT-223 (HIGH VOLTAGE)



DIM.	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	1.55	1.80	0.061	0.071
B	0.65	0.85	0.026	0.033
B1	2.95	3.15	0.116	0.124
C	0.25	0.35	0.010	0.014
D	6.30	6.70	0.248	0.264
E	3.30	3.70	0.130	0.146
e	2.30 BSC		0.0905 BSC	
e1	4.60 BSC		0.181 BSC	
H	6.71	7.29	0.264	0.287
L	0.91	-	0.036	-
L1	0.061 BSC		0.0024 BSC	
$\theta$	-	10'	-	10'

ECN: S-82109-Rev. A, 15-Sep-08  
DWG: 5969

### Notes

1. Dimensioning and tolerancing per ASME Y14.5M-1994.
2. Dimensions are shown in millimeters (inches).
3. Dimension do not include mold flash.
4. Outline conforms to JEDEC outline TO-261AA.





## Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

## Material Category Policy

**Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.**

**Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.**

**Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.**