

## LSF0108-Q1 汽车类 8 通道多电压电平转换器

### 1 特性


- 具有符合 AEC-Q100 标准的下列特性：
  - 器件 HBM ESD 分类等级 2000V
  - 器件 CDM ESD 分类等级 1000V
- 采用具有可湿性侧面的 VQFN (RKS) 封装
- 在无方向引脚的情况下提供双向电压转换
- 在不超过 30pF 的容性负载条件下支持最高达 100MHz 的上行转换和超过 100MHz 的下行转换，在 50pF 的容性负载条件下支持高达 40MHz 的上行/下行转换
- 支持热插入
- 可实现以下电压之间的双向电压电平转换
  - 0.95V ↔ 1.8V、2.5V、3.3V、5V
  - 1.2V ↔ 1.8V、2.5V、3.3V、5V
  - 1.8V ↔ 2.5V、3.3V、5V
  - 2.5V ↔ 3.3V、5V
  - 3.3V ↔ 5V
- 低待机电流
- 支持 TTL 的 5V 耐受 I/O 端口
- 低导通电阻，可减少信号失真
- 针对 EN 为低电平的高阻抗 I/O 引脚
- 采用直通引脚排列来简化 PCB 布线
- 闩锁性能超过 100 mA，符合 JESD 17 规范
- -40°C 至 +125°C 工作温度范围

### 2 应用

- GPIO、MDIO、PMBus、SMBus、SDIO、UART、I<sup>2</sup>C 和电信基础设施中的其他接口
- 信息娱乐系统与仪表组
- 车身电子装置和照明
- 混合动力、电动和动力总成系统
- 被动安全
- ADAS

### 3 说明

- 在 ≤ 30pF 的容性负载条件下支持最高达 100MHz 的上行转换和超过 100MHz 的下行转换，在 50pF 的容性负载条件下支持高达 40MHz 的上行/下行转换：
  - 允许 LSF 系列支持更多的消费类或电信接口 ( MDIO 或 SDIO )
- 双向电压转换 ( 不使用 DIR 引脚 )：
  - 更大限度地减少开发双向接口 ( PMBus、I<sup>2</sup>C 或 SMBus ) 电压转换的系统工作量
- IO 端口可耐受 5V 电压且支持 125°C 高温：
  - LSF 系列可耐受 5V 电压且支持 125°C 高温，能够灵活兼容工业和电信应用中的 TTL 电平。
- 通道的特定转换：
  - LSF 系列能够为每条通道设置不同电压转换电平。



功能方框图

#### 封装信息<sup>(1)</sup>

器件型号	封装	封装尺寸 ( NOM )
LSF0108-Q1	PW ( TSSOP , 20 )	4.40mm × 6.50mm
	RKS ( VQFN , 20 ) <sup>(2)</sup>	4.50mm × 2.50mm

- (1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。  
 (2) 预发布封装



## Table of Contents

<b>1 特性</b> .....	1	<b>8 Detailed Description</b> .....	9
<b>2 应用</b> .....	1	8.1 Overview.....	9
<b>3 说明</b> .....	1	8.2 Functional Block Diagram.....	9
<b>4 Revision History</b> .....	2	8.3 Feature Description.....	10
<b>5 Pin Configuration and Functions</b> .....	4	8.4 Device Functional Modes.....	11
<b>6 Specifications</b> .....	5	<b>9 Applications and Implementation</b> .....	13
6.1 Absolute Maximum Ratings.....	5	9.1 Application Information.....	13
6.2 ESD Ratings.....	5	9.2 Typical Application.....	13
6.3 Recommended Operating Conditions.....	5	<b>10 Power Supply Recommendations</b> .....	21
6.4 Thermal Information.....	5	<b>11 Layout</b> .....	21
6.5 Electrical Characteristics.....	6	11.1 Layout Guidelines.....	21
6.6 Switching Characteristics (Translating Down), V <sub>GATE</sub> = 3.3 V.....	6	11.2 Layout Example.....	21
6.7 Switching Characteristics (Translating Down), V <sub>GATE</sub> = 2.5 V.....	6	<b>12 Device and Documentation Support</b> .....	22
6.8 Switching Characteristics (Translating Up), V <sub>GATE</sub> = 3.3 V.....	7	12.1 接收文档更新通知.....	22
6.9 Switching Characteristics (Translating Up), V <sub>GATE</sub> = 2.5 V.....	7	12.2 支持资源.....	22
6.10 Typical Characteristics.....	7	12.3 Trademarks.....	22
<b>7 Parameter Measurement Information</b> .....	8	12.4 Electrostatic Discharge Caution.....	22
		12.5 术语表.....	22
		<b>13 Mechanical, Packaging, and Orderable Information</b> .....	22

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision D (April 2021) to Revision E (November 2022)	Page
• 添加了自动双向电压转换、输出使能、可湿性侧面、上行和下行转换、偏置电路、混合模式电压转换、单电源转换和 $V_{ref\_B} < V_{ref\_A} + 0.8V$ 的电压转换部分.....	1
• Added the <i>RKS package</i> to the data sheet.....	4
• Updated the <i>Overview</i> section.....	9
• Updated the <i>Device Functional Modes</i> section.....	11
• Updated the <i>Application Information</i> section.....	13
• Updated the <i>Enable, Disable, and Reference Voltage Guidelines</i> section.....	14
• Updated the <i>Pull-Up Resistor Sizing</i> section.....	15
Changes from Revision C (July 2018) to Revision D (April 2021)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式.....	1
• Updated the <i>Bidirectional Translating</i> section to include inclusive terminology.....	15
Changes from Revision B (June 2016) to Revision C (July 2018)	Page
• Changed <i>Thermal Information</i> values.....	5
Changes from Revision A (May 2016) to Revision B (June 2016)	Page
• 删除了特性中的“ESD 性能测试符合 JESD 22 标准”.....	1
• 更新了特性和应用.....	1
• 添加了接收文档更新通知部分.....	1
• Deleted $R_{\theta JA}$ from <i>Absolute Maximum Ratings</i> table.....	5
• Changed ANSI/ESDA/JEDEC JS-001 to AEC-Q100 - 002 and JEDEC specification JESD22- V C101 to AEC-100-011 in <i>ESD Ratings</i> .....	5
• Updated <i>Short Trace Layout</i> image.....	21

---

**Changes from Revision \* (May 2016) to Revision A (May 2016)**

**Page**

- 将“产品预发布”更改为“量产数据” ..... **1**
-

## 5 Pin Configuration and Functions

All packages are on the same relative scale




图 5-1. PW Package, 20-Pin TSSOP (Transparent Top View)




图 5-2. RKS (Preview) Package, 20-Pin VQFN (Transparent Top View)

表 5-1. Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
A1	3	I/O	Data port
A2	4	I/O	Data port
A3	5	I/O	Data port
A4	6	I/O	Data port
A5	7	I/O	Data port
A6	8	I/O	Data port
A7	9	I/O	Data port
A8	10	I/O	Data port
B1	18	I/O	Data port
B2	17	I/O	Data port
B3	16	I/O	Data port
B4	15	I/O	Data port
B5	14	I/O	Data port
B6	13	I/O	Data port
B7	12	I/O	Data port
B8	11	I/O	Data port
EN	20	I	Switch enable input; connect to Vref_B and pull-up through a high resistor (200 k $\Omega$ ).
GND	1	—	Ground
Vref_A	2	—	Reference supply voltage A. For more information, see <a href="#">Application and Implementation</a> section.
Vref_B	19	—	Reference supply voltage B. For more information, see <a href="#">Application and Implementation</a> section.

(1) I = input, O = output

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>I</sub>	Input voltage <sup>(2)</sup>	- 0.5	7	V
V <sub>I/O</sub>	Input/output voltage <sup>(2)</sup>	- 0.5	7	V
Continuous channel current			128	mA
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0	- 50	mA
T <sub>J</sub>	Max Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	- 65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and input/output negative-voltage ratings may be exceeded if the input and input/output clamp-current ratings are observed.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000
		Charged-device model (CDM), per AEC Q100-011	±1000

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>I/O</sub>	Input/output voltage	0	5	V
V <sub>ref_A/B/EN</sub>	Reference voltage	0	5	V
I <sub>PASS</sub>	Pass transistor current		64	mA
T <sub>A</sub>	Operating free-air temperature	- 40	125	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>	LSF0108-Q1		UNIT	
	PW (TSSOP)	WRKS (VQFN)		
	20 PINS	20 PINS		
R <sub>θ JA</sub>	Junction-to-ambient thermal resistance	110.7	TBD	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	45.4	TBD	°C/W
R <sub>θ JB</sub>	Junction-to-board thermal resistance	62.6	TBD	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	6.6	TBD	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	61.9	TBD	°C/W
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	TBD	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{IK}$	$I_I = -18 \text{ mA}$ , $V_{EN} = 0$				-1.2	V
$I_{IH}$	$V_I = 5 \text{ V}$ , $V_{EN} = 0$				5	$\mu\text{A}$
$I_{CC}$	$V_{ref\_B} = V_{EN} = 5.5 \text{ V}$ , $V_{ref\_A} = 4.5 \text{ V}$ , $I_O = 0$ , $V_I = V_{CC}$ or GND			6		$\mu\text{A}$
$C_{I(ref\_A/B/EN)}$	$V_I = 3 \text{ V}$ or 0			11		pF
$C_{io(off)}$	$V_O = 3 \text{ V}$ or 0, $V_{EN} = 0$			4	6	pF
$C_{io(on)}$	$V_O = 3 \text{ V}$ or 0, $V_{EN} = 3 \text{ V}$			10.5	12.5	pF
$r_{on}$ <sup>(2)</sup>	$V_I = 0$ , $I_O = 64 \text{ mA}$	$V_{ref\_A} = 3.3 \text{ V}$ ; $V_{ref\_B} = V_{EN} = 5 \text{ V}$		8		$\Omega$
		$V_{ref\_A} = 1.8 \text{ V}$ ; $V_{ref\_B} = V_{EN} = 5 \text{ V}$		9		
		$V_{ref\_A} = 1.0 \text{ V}$ ; $V_{ref\_B} = V_{EN} = 5 \text{ V}$		10		
	$V_I = 0$ , $I_O = 32 \text{ mA}$	$V_{ref\_A} = 1.8 \text{ V}$ ; $V_{ref\_B} = V_{EN} = 5 \text{ V}$		10		$\Omega$
		$V_{ref\_A} = 2.5 \text{ V}$ ; $V_{ref\_B} = V_{EN} = 5 \text{ V}$		15		
	$V_I = 1.8 \text{ V}$ , $I_O = 15 \text{ mA}$	$V_{ref\_A} = 3.3 \text{ V}$ ; $V_{ref\_B} = V_{EN} = 5 \text{ V}$		9		$\Omega$
	$V_I = 1.0 \text{ V}$ , $I_O = 10 \text{ mA}$	$V_{ref\_A} = 1.8 \text{ V}$ ; $V_{ref\_B} = V_{EN} = 3.3 \text{ V}$		18		$\Omega$
	$V_I = 0 \text{ V}$ , $I_O = 10 \text{ mA}$	$V_{ref\_A} = 1.0 \text{ V}$ ; $V_{ref\_B} = V_{EN} = 3.3 \text{ V}$		20		$\Omega$
$V_I = 0 \text{ V}$ , $I_O = 10 \text{ mA}$	$V_{ref\_A} = 1.0 \text{ V}$ ; $V_{ref\_B} = V_{EN} = 1.8 \text{ V}$		30		$\Omega$	

(1) All typical values are at  $T_A = 25^\circ\text{C}$ .

(2) Measured by the voltage drop between the A and B pins at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) pins.

## 6.6 Switching Characteristics (Translating Down), $V_{GATE} = 3.3 \text{ V}$

over recommended operating free-air temperature range,  $V_{GATE} = 3.3 \text{ V}$ ,  $V_{IH} = 3.3 \text{ V}$ ,  $V_{IL} = 0$ , and  $V_M = 1.15 \text{ V}$  (unless otherwise noted) (see [Figure 7-1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$C_L = 50 \text{ pF}$		$C_L = 30 \text{ pF}$		$C_L = 15 \text{ pF}$		UNIT
			TYP	MAX	TYP	MAX	TYP	MAX	
$t_{PLH}$	A or B	B or A	1.9		1.4		0.75		ns
$t_{PHL}$			2		1.5		0.85		

## 6.7 Switching Characteristics (Translating Down), $V_{GATE} = 2.5 \text{ V}$

over recommended operating free-air temperature range,  $V_{GATE} = 2.5 \text{ V}$ ,  $V_{IH} = 2.5 \text{ V}$ ,  $V_{IL} = 0$ , and  $V_M = 0.75 \text{ V}$  (unless otherwise noted) (see [Figure 7-1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$C_L = 50 \text{ pF}$		$C_L = 30 \text{ pF}$		$C_L = 15 \text{ pF}$		UNIT
			TYP	MAX	TYP	MAX	TYP	MAX	
$t_{PLH}$	A or B	B or A	2		1.45		0.8		ns
$t_{PHL}$			2.1		1.55		0.9		

### 6.8 Switching Characteristics (Translating Up), $V_{GATE} = 3.3\text{ V}$

over recommended operating free-air temperature range,  $V_{GATE} = 3.3\text{ V}$ ,  $V_{IH} = 2.3\text{ V}$ ,  $V_{IL} = 0$ ,  $V_T = 3.3\text{ V}$ ,  $V_M = 1.15\text{ V}$  and  $R_L = 300$  (unless otherwise noted) (see [图 7-1](#))


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$C_L = 50\text{ pF}$		$C_L = 30\text{ pF}$		$C_L = 15\text{ pF}$		UNIT
			TYP	MAX	TYP	MAX	TYP	MAX	
$t_{PLH}$	A or B	B or A	2.1		1.55		0.9		ns
$t_{PHL}$			2.2		1.65		1		

### 6.9 Switching Characteristics (Translating Up), $V_{GATE} = 2.5\text{ V}$

over recommended operating free-air temperature range,  $V_{GATE} = 2.5\text{ V}$ ,  $V_{IH} = 1.5\text{ V}$ ,  $V_{IL} = 0$ ,  $V_T = 2.5\text{ V}$ ,  $V_M = 0.75\text{ V}$  and  $R_L = 300$  (unless otherwise noted) (see [图 7-1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$C_L = 50\text{ pF}$		$C_L = 30\text{ pF}$		$C_L = 15\text{ pF}$		UNIT
			TYP	MAX	TYP	MAX	TYP	MAX	
$t_{PLH}$	A or B	B or A	1.8		1.35		0.8		ns
$t_{PHL}$			1.9		1.45		0.9		


### 6.10 Typical Characteristics




0005

图 6-1. Signal Integrity (1.8 to 3.3 V Translation Up at 50 MHz)

## 7 Parameter Measurement Information



USAGE	SWITCH
Translating up	S1
Translating down	S2



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2$  ns,  $t_f \leq 2$  ns.  
 C. The outputs are measured one at a time, with one transition per measurement.


**图 7-1. Load Circuit for Outputs**

## 8 Detailed Description

### 8.1 Overview

The LSF0108-Q1 can be used in level-translation applications for interfacing devices or systems operating at different supply voltages. The LSF0108-Q1 is ideal for use in applications where an open-drain driver is connected to the data I/Os. LSF0108-Q1 can achieve 100 MHz with appropriate pull-up resistors and layout. The LSF0108-Q1 may also be used in applications where a push-pull driver is connected to the data I/Os. For an overview of device setup and operation, see [The Logic Minute](#) training series on [Understanding the LSF Family of Bidirectional, Multi-Voltage Level Translators](#).

### 8.2 Functional Block Diagram



## 8.3 Feature Description

### 8.3.1 Auto Bidirectional Voltage Translation

All devices in the LSF family are auto bidirectional voltage level translators that are operational from 0.95 V to 4.5 V on the Vref\_A supply and from 1.8 V to 5.5 V on the Vref\_B supply. This allows bidirectional voltage translation between 0.95 V and 5.5 V without the need for a direction pin in open-drain or push-pull applications. The LSF family supports level translation applications with transmission speeds greater than 100 Mbps for open-drain systems using a 30-pF capacitance and 250- $\Omega$  pullup resistor. Both the output driver of the controller and the peripheral device output can be push-pull or open-drain (pull-up resistors may be required). During operation of the device, the B-side is often referred to as the high side while the A-side is referred to as the low side.

### 8.3.2 Output Enable

To enable the I/O pins, the EN input should be tied directly to Vref\_B during operation and both pins must be pulled up to the HIGH side (Vpu or VCCB) through a pull-up resistor (typically 200 k $\Omega$ ). To ensure the high impedance state during power-up, power-down, or during operation, the EN pin must be LOW. The EN pin should always be tied directly to the Vref\_B pin and is recommended to be disabled by an open-drain driver without a pullup resistor. This allows Vref\_B to regulate the EN input and bias the channels for proper translation. A filter capacitor on Vref\_B is recommended for a stable supply at the device.




图 8-1. EN Pin Tied to Vref\_B Directly and to VCCB Through a Pull-Up Resistor

The supply voltage of open drain I/O devices can be completely different from the supplies used for the LSF and has no impact on the operation. For additional details on how to use the enable pin, see the [Using the Enable Pin with the LSF Family video](#).

表 8-1. EN Pin Function Table

INPUT EN <sup>(1)</sup> PIN	Data Port State
Tied directly to Vref_B	An = Bn
L	Hi-Z


(1) EN is controlled by Vref\_B logic levels.

### 8.3.3 Wettable Flanks

This device includes wettable flanks for at least one package. See the [Features](#) section on the front page of the data sheet for which packages include this feature.

Wettable flanks help improve side wetting after soldering which makes QFN packages easier to inspect with automatic optical inspection (AOI). A wettable flank can be dimpled or step-cut to provide additional surface area for solder adhesion which assists in reliably creating a side fillet as shown in the figure. Please see the mechanical drawing for additional details.

图 8-2. Simplified Cutaway View of Wettable-Flank QFN Package and Standard QFN Package After Soldering



### 8.4 Device Functional Modes

For each channel (n), when either the An or Bn port is LOW, the switch provides a low impedance path between the An and Bn ports; the corresponding Bn or An port will be pulled LOW. The low  $R_{ON}$  of the switch allows connections to be made with minimal propagation delay and signal distortion.

表 8-1 provides a summary of device operation. For additional details on the functional operation of the LSF family of devices, see the [Down Translation with the LSF Family](#) and [Up Translation with the LSF Family](#) videos.

表 8-2. Device Functionality

Signal Direction <sup>(1)</sup>	Input State	Switch State	Functionality
B to A (Down Translation)	B = LOW	ON (Low Impedance)	A-side voltage is pulled low through the switch to the B-side voltage
	B = HIGH	OFF (High Impedance)	A-side voltage is clamped at $V_{ref\_A}$ <sup>(2)</sup>
A to B (Up Translation)	A = LOW	ON (Low Impedance)	B-side voltage is pulled low through the switch to the A-side voltage
	A = HIGH	OFF (High Impedance)	B-side voltage is clamped at $V_{ref\_A}$ and then pulled up to the $V_{pu\#}$ supply voltage

(1) The downstream channel should not be actively driven through a low impedance driver, or else bus contention may occur.

(2) The A-side can have a pullup to  $V_{ref\_A}$  for additional current drive capability or may also be pulled above  $V_{ref\_A}$  with a pullup resistor. Specifications in the [Recommended Operating Conditions](#) section should always be followed.

#### 8.4.1 Up and Down Translation

**Up Translation:** When the signal is driven from A to B and the An port is HIGH, the switch will be OFF and the Bn port will then be driven to a voltage higher than  $V_{ref\_A}$  by the pullup resistor that is connected to the pull-up supply voltage. This functionality allows seamless translation between the higher and lower voltages selected by the user, without the need for directional control. Pull-up resistors are always required on the high side, and pull-ups are only required on the low side if the output of the low side device is open drain or its input has a leakage greater than 1  $\mu$ A.




图 8-3. Up Translation Example Schematic with Push-Pull and Open Drain Configuration

Up translation with the LSF requires attention to two important factors: maximum data rate and sink current. Maximum data rate is directly related to the rising edge of the output signal. Sink current depends on supply values and the chosen pull-up resistor values. 方程式 1 shows the maximum data rate formula, and 方程式 2 presents the maximum sink current formula, both of which are estimations. A low RC value is needed to reach high speeds, which also require strong drivers. For estimated data rate and sink current calculations based on circuit component, see the [Up Translation with the LSF Family](#) video.

$$\frac{1}{3 \times 2R_{B1}C_{B1}} = \frac{1}{6R_{B1}C_{B1}} \left( \frac{\text{bits}}{\text{second}} \right) \quad (1)$$

$$I_{OL} \cong \frac{V_{CCA}}{R_{A1}} + \frac{V_{CCB}}{R_{B1}} \quad (A) \quad (2)$$

**Down Translation:** When the signal is being driven HIGH from the Bn port to An port, the switch will be OFF, clamping the voltage on the An port to the voltage set by Vref\_A. A pull-up resistor can be added on either side of the device. There are special circumstances that allow the removal of one or both of the pull-up resistors. If the signal is always going to be down translated from a push-pull transmitter, then the resistor on the B-side can be removed. If the leakage current into the receiver on the A-side is less than 1 μA, then the resistor on the A-side can also be removed. This arrangement, with no external pull-up resistors, can be used when down translating from a push-pull output to a low-leakage input. For an open drain transmitter, the pull-up resistor on the B-side is necessary because an open drain output cannot drive high by itself. 表 9-2 lists a summary of device operation. For additional details on the functional operation of the LSF family of devices, see the [Up Translation with the LSF Family](#) and [Down Translation with the LSF Family](#) videos.

## 9 Applications and Implementation

### 备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

### 9.1 Application Information

The LSF0108-Q1 device can perform voltage translation for open-drain or push-pull interface. 表 9-1 provides some consumer or telecom interfaces as reference to the different channel numbers that are supported by the LSF0108-Q1.

表 9-1. Voltage Translator for Consumer or Telecom Interface

Part Name	Channel Number	Interface
LSF0108-Q1	8	GPIO, MDIO, SDIO, SVID, UART, SMBus, PMBus, I <sup>2</sup> C, and SPI

Some important reminders regarding the LSF family of devices are as follows:

- LSF devices are switch-based, not buffer-based (see the TXB family for buffer-based devices)
- Specific data rates cannot be calculated by using  $1/T_{pd}$
- VCCB/VCCA are not the same as Vref\_B or Vref\_A: VCCB refers to the B-side supply voltage supplied to the LSF device, while Vref\_B refers to the voltage at the Vref\_B pin (pin 7 of 图 9-1) on the other side of the 200 kΩ resistor

### 9.2 Typical Application

#### 9.2.1 I<sup>2</sup>C PMBus, SMBus, GPIO




图 9-1. Bidirectional Translation to Multiple Voltage Levels

### 9.2.1.1 Design Requirements

#### 9.2.1.1.1 Enable, Disable, and Reference Voltage Guidelines

As shown in [图 9-1](#), the A1 and A2 channels have a maximum output voltage equal to  $V_{ref\_A}$ , and the B1 and B2 channels have a maximum output voltage equal to  $V_{pu}$  when  $V_{ref\_B}$  is connected through a 200-k $\Omega$  resistor to a 3.3-V  $V_{pu}$  power supply and  $V_{ref\_A}$  is set 1.8 V.

The LSF0108-Q1 has an EN input that is used to disable the device by setting EN LOW, which places all I/Os in the high-impedance state. The power consumption is very low because LSF0108-Q1 is a switch-type voltage translator. It is recommended to always enable LSF0108-Q1 for bidirectional application (I<sup>2</sup>C, SMBus, PMBus, or MDIO).

**表 9-2. Application Operating Condition**

PARAMETER		MIN	TYP	MAX	UNIT
$V_{ref\_A}^{(1)}$	reference voltage (A)	0.95		4.5	V
$V_{ref\_B}$	reference voltage (B)	$V_{ref\_A} + 0.8$		5.5	V
$V_{I(EN)}$	input voltage on EN pin	$V_{ref\_A} + 0.8$		5.5	V
$V_{pu}$	pull-up supply voltage	0		$V_{ref\_B}$	V

(1)  $V_{ref\_A}$  have to be the lowest voltage level across all of inputs and outputs.

#### 备注


The 200 k $\Omega$ , pull-up resistor is required to allow  $V_{ref\_B}$  to regulate the EN input.

A filter capacitor on  $V_{ref\_B}$  is recommended. Also  $V_{ref\_B}$  and  $V_{I(EN)}$  are recommended to be at 1.0 V higher than  $V_{ref\_A}$  for best signal integrity.

#### 9.2.1.1.2 Bias Circuitry

For proper operation,  $V_{CCA}$  must always be at least 0.8 V less than  $V_{CCB}$  ( $V_{CCA} + 0.8 \cong V_{CCB}$ ). The 200 k $\Omega$  pull-up resistor is required to allow  $V_{ref\_B}$  to regulate the EN input and properly bias the device for translation. A 0.1  $\mu$ F capacitor is recommended for providing a path from  $V_{ref\_B}$  to ground for high frequency noise.  $V_{ref\_B}$  and  $V_{I(EN)}$  are recommended to be 1.0 V higher than  $V_{ref\_A}$  for best signal integrity.

Attempting to drive the EN pin directly with a push-pull output device is a very common design error with the LSF01 series of devices. It is also very important to note that current does flow into the A-side voltage supply during normal operation. Not all voltage sources can sink current, so be sure that applicable designs can handle this current. For more design details, see the [Understanding the Bias Circuit for the LSF Family](#) video.



**图 9-2. Bias Circuitry Inside the LSF0108-Q1 Devices**

### 9.2.1.2 Detailed Design Procedure

#### 9.2.1.2.1 Bidirectional Translation

For the bidirectional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage), the EN input must be connected to Vref\_B and both pins pulled to HIGH side Vpu through a pull-up resistor (typically 200 kΩ). This allows Vref\_B to regulate the EN input. A filter capacitor on Vref\_B is recommended. The controller output driver can be push-pull or open-drain (pull-up resistors may be required) and the peripheral device output can be push-pull or open-drain (pull-up resistors are required to pull the Bn outputs to Vpu).

**备注**

If either output is push-pull, then data must be unidirectional or the outputs must be tri-state and be controlled by some direction-control mechanism to prevent HIGH-to-LOW contentions in either direction. If both outputs are open-drain, then no direction control is needed.

图 9-1 shows how the reference supply voltage (Vref\_A) is connected to the processor core power supply voltage. When Vref\_B is connected through a 200 kΩ resistor to a 3.3 V Vpu power supply, and Vref\_A is set 1 V. The output of A3 and B4 has a maximum output voltage equal to Vref\_A, and the bidirectional interface (Ch1/2, MDIO) has a maximum output voltage equal to Vpu.

#### 9.2.1.2.2 Pull-Up Resistor Sizing

The pull-up resistor value needs to limit the current through the pass transistor when it is in the ON state to about 15 mA. This ensures a voltage drop of 260 mV to 350 mV to have a valid LOW signal on the downstream channel. If the current through the pass transistor is higher than 15 mA, the voltage drop is also higher in the ON state. To set the current through each pass transistor at 15 mA, calculate the pull-up resistor value using the following equation:

$$R_{pu} = \frac{(V_{pu} - 0.35 V)}{0.015 A} \tag{3}$$

表 9-3 summarizes resistor values, reference voltages, and currents at 8 mA, 5 mA, and 3 mA. The resistor value shown in the +10% column (or a larger value) should be used to ensure that the voltage drop across the transistor is 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the LSF family device at 0.175 V, although the 15 mA applies only to current flowing through the LSF family device. The device driving the low state at 0.175 V must sink current from one or more of the pull-up resistors and maintain VOL. A decrease in resistance will increase current, and thus result in increased VOL.

**表 9-3. Pull-Up Resistor Values**

V <sub>DPU</sub> <sup>(1) (2)</sup>	8 mA		5 mA		3 mA	
	NOMINAL (Ω)	+10% <sup>(3)</sup> (Ω)	NOMINAL (Ω)	+10% <sup>(3)</sup> (Ω)	NOMINAL (Ω)	+10% <sup>(3)</sup> (Ω)
5 V	581	639	930	1023	1550	1705
3.3 V	369	406	590	649	983	1082
2.5 V	269	296	430	473	717	788
1.8 V	181	199	290	319	483	532
1.5 V	144	158	230	253	383	422
1.2 V	106	117	170	187	283	312

- (1) Calculated for V<sub>OL</sub> = 0.35 V
- (2) Assumes output driver V<sub>OL</sub> = 0.175 V at stated current
- (3) +10% to compensate for V<sub>DD</sub> range and resistor tolerance

### 9.2.1.2.3 LSF0108-Q1 Bandwidth

The maximum frequency of the LSF0108-Q1 is dependent on the application. The device can operate at speeds of >100 MHz given the correct conditions. The maximum frequency is dependent upon the loading of the application. The LSF0108-Q1 behaves like a standard switch where the bandwidth of the device is dictated by the on resistance and on capacitance of the device.

图 9-3 shows a bandwidth measurement of the LSF0108-Q1 using a two-port network analyzer.




图 9-3. 3-dB Bandwidth

The 3-dB point of the LSF0108-Q1 is  $\cong 600$  MHz; however, this measurement is an analog type of measurement. For digital applications the signal should not degrade up to the fifth harmonic of the digital signal. The frequency bandwidth should be at least five times the maximum digital clock rate. This component of the signal is very important in determining the overall shape of the digital signal. In the case of the LSF0108-Q1, a digital clock frequency of greater than 100 MHz can be achieved.

The LSF0108-Q1 does not provide any drive capability. Therefore higher frequency applications will require higher drive strength from the host side. No pull-up resistor is needed on the host side (3.3 V) if the LSF0108-Q1 is being driven by standard CMOS totem pole output driver. Ideally, it is best to minimize the trace length from the LSF0108-Q1 on the sink side (1.8 V) to minimize signal degradation.

All fast edges have an infinite spectrum of frequency components; however, there is an inflection (or knee) in the frequency spectrum of fast edges where frequency components higher than  $f_{knee}$  are insignificant in determining the shape of the signal.

To calculate the maximum practical frequency component, or the knee frequency ( $f_{knee}$ ), use 方程式 4 and 方程式 5:

$$f_{knee} = \frac{0.5}{RT(10 - 80\%)} \quad (4)$$

$$f_{knee} = \frac{0.4}{RT(20 - 80\%)} \quad (5)$$

For signals with rise time characteristics based on 10% to 90% thresholds,  $f_{knee}$  is equal to 0.5 divided by the rise time of the signal. For signals with rise time characteristics based on 20% to 80% thresholds, which is very common in many of today's device specifications,  $f_{knee}$  is equal to 0.4 divided by the rise time of the signal.

Some guidelines to follow that will help maximize the performance of the device:

- Keep trace length to a minimum by placing the LSF0108-Q1 close to the I<sup>2</sup>C output of the processor.
- The trace length should be less than half the time of flight to reduce ringing and line reflections or non-monotonic behavior in the switching region.
- To reduce overshoots, a pull-up resistor can be added on the 1.8 V side; be aware that a slower fall time is to be expected.

### 9.2.1.3 Application Curves




图 9-4. Captured Waveform From Above I<sup>2</sup>C Set-Up (1.8 V to 3.3 V at 2.5 MHz)



图 9-5. Captured Waveform From Above MDIO Setup

### 9.2.2 Mixed-Mode Voltage Translation

The supply voltage ( $V_{pu\#}$ ) for each channel can be individually set with a pull-up resistor. 图 9-6 shows an example of this mixed-mode multi-voltage translation. For additional details on multi-voltage translation, see the [Multi-voltage Translation with the LSF Family](#) video.

With the Vref\_B pulled up to 5 V and Vref\_A connected to 1.8 V, all channels will be clamped to 1.8 V at which point a pullup can be used to define the high level voltage for a given channel.

- **Push-Pull Down Translation (5 V to 1.8 V):** Channel 1 is an example of this setup. When B1 is 5 V, A1 is clamped to 1.8 V, and when B1 is LOW, A1 is driven LOW through the switch.
- **Push-Pull Up Translation (1.8 V to 5 V):** Channel 2 is an example of this setup. When A2 is 1.8 V, the switch is high impedance and the B2 channel is pulled up to 5 V. When A2 is LOW, B2 is driven LOW through the switch.
- **Push-Pull Down Translation (3.3 V to 1.8 V):** Channels 3 and 4 are examples of this setup. When either B3 or B4 are driven to 3.3 V, A3 or A4 are clamped to 1.8 V, and when either B3 or B4 are LOW, A3 or A4 are driven LOW through the switch.
- **Open-Drain Bidirectional Translation (3.3 V ↔ 1.8 V):** Channels 5 through 8 are examples of this setup. These channels are for bidirectional operation for I<sup>2</sup>C and MDIO to translate between 1.8 V and 3.3 V with open-drain drivers.




图 9-6. Multi-Voltage Translation with the LSF0108-Q1

### 9.2.2.1 Single Supply Translation

Sometimes, an external device will have an unknown voltage that could be above or below the desired translation voltage, preventing a normal connection of the LSF. Resistors are added on the A side in place of the second supply in this case - this is an example of when LSF single supply operation is utilized, shown in [Figure 9-5](#). In the following figure, a single 3.3 V supply is used to translate between a 3.3 V device and a device that can change between 1.8 V and 5.0 V. R1 and R2 are added in place of the second supply. Note that due to some current coming out of the Vref\_A pin, this cannot be treated as a simple voltage divider.




图 9-7. Single Supply Translation with 3.3 V Supply

The steps to select the resistor values for R1 and R2 are as follows:

1. Select a value for R1. Typically, 1 MΩ is used to reduce current consumption.
2. Plug in values for your system into the the following equation. Note that Vref\_A is the lowest voltage in the system. VCCB is the primary supply and R1 is the selected value from step 1.

$$R_2 = \frac{200(10^3) \times R_1 \times V_{REFA}}{(200(10^3) + R_1)(V_{CCB} - V_{REFA}) - 0.85 \times R_1} \quad (6)$$

The single supply used must be at least 0.8 V larger than the lowest desired translation voltage. The voltage at Vref\_A must be selected as the lowest voltage to be used in the system. The LSF evaluation module (LSF-EVM) contains unpopulated pads to place R1 and R2 for single supply operation testing. For an example single supply translation schematic and details, see the [Single Supply Translation with the LSF Family](#) video.

### 9.2.2.2 Voltage Translation for $V_{ref\_B} < V_{ref\_A} + 0.8\text{ V}$

As described in 表 9-2, it is generally recommended that  $V_{ref\_B} > V_{ref\_A} + 0.8\text{ V}$ ; however, the device can still operate in the condition where  $V_{ref\_B} < V_{ref\_A} + 0.8\text{ V}$  as long as additional considerations are made for the design.

**Typical Operation ( $V_{ref\_B} > V_{ref\_A} + 0.8\text{ V}$ ):** in this scenario, pullup resistors are not required on the A-side for proper down-translation as is shown for channels 1 and 2 of 图 9-6. The typical operating mode of the device ensures that when down translating from B to A, the A-side I/O ports will clamp at  $V_{ref\_A}$  to provide proper voltage translation. For further explanation of device operation, see the [Down Translation with the LSF Family](#) video.

**Requirements for  $V_{ref\_B} < V_{ref\_A} + 0.8\text{ V}$  Operation:** in this scenario, there is not a large enough voltage difference between  $V_{ref\_A}$  and  $V_{ref\_B}$  to ensure that the A side I/O ports will be clamped at  $V_{ref\_A}$ , but rather at a voltage approximately equal to  $V_{ref\_B} - 0.8\text{ V}$ . For example, if  $V_{ref\_B} = 1.8\text{ V}$  and  $V_{ref\_A} = 1.2\text{ V}$ , the A-side I/Os will clamp to a voltage around 1.0 V. Therefore, to operate in such a condition, the following additional design considerations must be met:

- $V_{ref\_B}$  must be greater than  $V_{ref\_A}$  during operation ( $V_{ref\_B} > V_{ref\_A}$ )
- Pullup resistors should be populated on A-side I/O ports to ensure the line will be fully pulled up to the desired voltage

图 9-8 shows an example of this setup, where  $1.2\text{ V} \leftrightarrow 1.8\text{ V}$  translation is achieved with the LSF0108-Q1. This type of setup also applies for other voltage nodes such as  $1.8\text{ V} \leftrightarrow 2.5\text{ V}$ ,  $1.05\text{ V} \leftrightarrow 1.5\text{ V}$ , and others as long as the [Recommended Operating Conditions](#) table is followed.




图 9-8. 1.2 V to 1.8 V Level Translation with LSF0108-Q1

## 10 Power Supply Recommendations

There are no power sequence requirements for the LSF0108-Q1. For enable and reference voltage guidelines, refer to [#9.2.1.1.1](#).

## 11 Layout

### 11.1 Layout Guidelines

Because the LSF0108-Q1 is a switch-type level translator, the signal integrity is highly related with a pull-up resistor and PCB capacitance condition.

- Short signal trace as possible to reduce capacitance and minimize stub from pull-up resistor.
- Place LSF close to high voltage side.
- Select the appropriate pull-up resistor that applies to translation levels and driving capability of transmitter.

### 11.2 Layout Example




图 11-1. Short Trace Layout




图 11-2. Device Placement




图 11-3. Waveform From TP1  
(Pull-Up Resistor: 160-Ω and 50-pF Capacitance  
3.3 V to 1.8 V at 100 MHz)




图 11-4. Waveform From TP2  
(Pull-Up Resistor: 160-Ω and 50-pF Capacitance  
1.8 V to 3.3 V at 100 MHz)

## 12 Device and Documentation Support

### 12.1 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 12.2 支持资源

**TI E2E™ 支持论坛** 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

### 12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.5 术语表

**TI 术语表** 本术语表列出并解释了术语、首字母缩略词和定义。

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated device. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LSF0108QPWRQ1	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LSF0108Q	<a href="#">Samples</a>
PLSF0108QWRKSRQ1	ACTIVE	VQFN	RKS	20	3000	TBD	Call TI	Call TI	-40 to 125		<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF LSF0108-Q1 :**

- Catalog : [LSF0108](#)

## NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LSF0108QPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LSF0108QPWRQ1	TSSOP	PW	20	2000	364.0	364.0	27.0

PW0020A



**PACKAGE OUTLINE**  
**TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE




4220206/A 02/2017

# EXAMPLE BOARD LAYOUT


PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



SOLDER MASK DETAILS

4220206/A 02/2017

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X


4220206/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate design.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## GENERIC PACKAGE VIEW


**RKS 20**

**VQFN - 1 mm max height**



2.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4226872/A



SECTION A-A  
TYPICAL



4226762/B 06/2022

NOTES:



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT

RKS0020B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4226762/B 06/2022

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
- Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

# EXAMPLE STENCIL DESIGN

RKS0020B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD  
 83% PRINTED SOLDER COVERAGE BY AREA  
 SCALE:25X

4226762/B 06/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2023，德州仪器 (TI) 公司