

1. Description

- Low $R_{DS(ON)}$
- Low Gate Charge
- Low Eoss
- E_{SD} protected
- RoHS and Halogen-Free Compliant


2. Features

- $V_{DS(V)}=60V$
- $I_D=46A(V_{GS}=10V)$
- $R_{DS(ON)}<9.5m\Omega(V_{GS}=10V)$
- $R_{DS(ON)}<13.3m\Omega(V_{GS}=4.5V)$

3. Pinning information

Pin	Symbol	Description
1	G	GATE
3	S	SOURCE
2	D	DRAIN

TO-252(DPAK)
top view



4. Absolute Maximum Ratings $T_A=25^\circ C$

Parameter		Symbol	Rating	Units
Drain-Source Voltage		V_{DS}	60	V
Gate-Source Voltage		V_{GS}	± 20	
Continuous Drain Current ^G	$T_C=25^\circ C$	I_D	46	A
	$T_C=100^\circ C$		36.5	
Pulsed Drain Current ^C		I_{DM}	110	
Continuous Drain Current	$T_A=25^\circ C$	I_{DSM}	19	
	$T_A=70^\circ C$		15	
Avalanche Current ^C		I_{AS}	17	
Avalanche energy $L=0.3mH$ ^C		E_{AS}	43	mJ
V_{DS} Spike ^I	10 μs	V_{SPIKE}	72	V
Power Dissipation ^B	$T_C=25^\circ C$	P_D	59.5	W
	$T_C=100^\circ C$		23.5	



Power Dissipation ^A	$T_C=25^{\circ}\text{C}$	P_{DSM}	6.2	W
	$T_C=70^{\circ}\text{C}$		4	W
Junction and Storage Temperature Range		T_J, T_{STG}	-55 to 150	$^{\circ}\text{C}$

5. Thermal Characteristics

Parameter		Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$t \leq 10\text{s}$	$R_{\theta\text{JA}}$	15	20	$^{\circ}\text{C/W}$
Maximum Junction-to-Ambient ^{AD}	Steady-State		40	50	$^{\circ}\text{C/W}$
Maximum Junction-to-Case	Steady-State	$R_{\theta\text{JC}}$	1.7	2.1	$^{\circ}\text{C/W}$



6. Electrical Characteristic (T_J=25°C unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Drain-Source Breakdown Voltage	BV _{DSS}	I _D =250μA, V _{GS} =0V	60			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =60V, V _{GS} =0V			1	μA
			T _J =55°C			5
Gate-Body leakage current	I _{GSS}	V _{DS} =0V, V _{GS} =±20V			±10	μA
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	1.4	1.8	2.4	V
Static Drain-Source On-Resistance	R _{DS(on)}	V _{GS} =10V, I _D =20A		7.7	9.5	mΩ
			V _{GS} =4.5V, I _D =20A		10.3	13.3
Forward Transconductance	g _{FS}	V _{DS} =5V, I _D =20A		52		S
Diode Forward Voltage	V _{SD}	I _S =1A, V _{GS} =0V		0.72	1	V
Maximum Body-Diode Continuous Current ^G	I _S				46	A
Input Capacitance	C _{iss}	V _{GS} =0V, V _{DS} =30V, f=1MHz		1100		pF
Output Capacitance	C _{oss}			300		pF
Reverse Transfer Capacitance	C _{rss}			28		pF
Gate resistance	R _g	f=1MHz	0.6	1.2	2	Ω
Total Gate Charge	Q _g (10V)	V _{GS} =10V, V _{DS} =30V I _D =20A		14.5	25	nC
Total Gate Charge	Q _g (4.5V)			7	13	nC
Gate Source Charge	Q _{gs}			2.5		nC
Gate Drain Charge	Q _{gd}			3.5		nC
Turn-On DelayTime	t _{D(on)}				6.5	
Turn-On Rise Time	t _r	V _{GS} =10V, V _{DS} =30V		3.5		ns
Turn-Off DelayTime	t _{D(off)}	R _L =1.5Ω, R _{GEN} =3Ω		22		ns
Turn-Off Fall Time	t _f				3	
Body Diode Reverse Recovery Time	t _{rr}	I _F =20A, dI/dt=500A/μs		19		ns
Body Diode Reverse Recovery Charge	Q _{rr}	I _F =20A, dI/dt=500A/μs		65		nC



- A. The value of $R_{\theta JA}$ is measured with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^\circ\text{C}$. The Power dissipation P_{DSM} is based on $R_{\theta JA} \leq 10\text{s}$ and the maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design.
- B. The power dissipation P_D is based on $T_{J(MAX)} = 150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
- C. Single pulse width limited by junction temperature $T_{J(MAX)} = 150^\circ\text{C}$.
- D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using $< 300\mu\text{s}$ pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)} = 150^\circ\text{C}$. The SOA curve provides a single pulse rating.
- G. The maximum current rating is package limited.
- H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^\circ\text{C}$.
- I. The spike duty cycle 5% max, limited by junction temperature $T_{J(MAX)} = 125^\circ\text{C}$.



7.1 Typical characteristic

<p>Figure 1: On-Region Characteristics (Note E)</p>	<p>Figure 2: Transfer Characteristics (Note E)</p>
<p>Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)</p>	<p>Figure 4: On-Resistance vs. Junction Temperature (Note E)</p>
<p>Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)</p>	<p>Figure 6: Body-Diode Characteristics (Note E)</p>



7.2 Typical characteristic

<p>Figure 7: Gate-Charge Characteristics</p>	<p>Figure 8: Capacitance Characteristics</p>
<p>Figure 9: Maximum Forward Biased Safe Operating Area (Note F)</p>	<p>Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)</p>
<p>Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)</p>	



7.3 Typical characteristic






Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)



7.4 Typical characteristic




Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Figure D: Diode Recovery Test Circuit & Waveforms



8.TO-252 PACKAGE OUTLINE DIMENSIONS




DIMENSIONS (mm are the original dimensions)

Symbol	A	A2	B	B2	C	C2	D	D1	E	E1	G	H	L	L2	V1	V2
Min	2.10	0	0.66	5.18	0.40	0.44	5.90	5.30	6.40	4.63	4.47	9.50	1.09	1.35		0°
Max	2.50	0.10	0.86	5.48	0.60	0.58	6.30	REF	6.80		4.67	10.70	1.21	1.65		6°



9. Ordering information



yy: Year Code
ww: Week Code

Order Code	Package	Base QTY	Delivery Mode
UMW AOD2610E	TO-252	2500	Tape and reel



10.Disclaimer

UMW reserves the right to make changes to all products, specifications. Customers should obtain the latest version of product documentation and verify the completeness and currency of the information before placing an order.

When applying our products, please do not exceed the maximum rated values, as this may affect the reliability of the entire system. Under certain conditions, any semiconductor product may experience faults or failures. Buyers are responsible for adhering to safety standards and implementing safety measures during system design, prototyping, and manufacturing when using our products to prevent potential failure risks that could lead to personal injury or property damage.

Unless explicitly stated in writing, UMW products are not intended for use in medical, life-saving, or life-sustaining applications, nor for any other applications where product failure could result in personal injury or death. If customers use or sell the product for such applications without explicit authorization, they assume all associated risks.

When reselling, applying, or exporting, please comply with export control laws and regulations of China, the United States, the United Kingdom, the European Union, and other relevant countries, regions, and international organizations.

This document and any actions by UMW do not grant any intellectual property rights, whether express or implied, by estoppel or otherwise. The product names and marks mentioned herein may be trademarks of their respective owners.