PCF85263A

Tiny RTC/Calendar with Alarm Function, Battery Switch-Over, Time Stamp Input, and I^{2}C-bus

Rev. 5.4 — 12 December 2025   **Product data sheet**

Document information

Information	Content
Keywords	PCF85263A, data sheet, I^{2}C-bus, Battery switch-over, alarm function, time stamp input
Abstract	The PCF85263A is a CMOS Real-Time Clock (RTC) and calendar optimized for low power consumption and with automatic switching to battery on main power loss.

1 General description

The PCF85263A is a CMOS[1] Real-Time Clock (RTC) and calendar optimized for low power consumption and with automatic switching to battery on main power loss. The RTC can also be configured as a stop-watch (elapsed time counter). Three time log registers triggered from the battery switch-over and input-driven events. Featuring clock output and two independent interrupt signals, two alarms, I^{2}C-bus interface and quartz crystal calibration.

For a selection of NXP Real-Time Clocks, see Table 73.

---

1 The definition of the abbreviations and acronyms used in this data sheet can be found in Section 22.

2 Features and benefits

- UL Recognized Component (PCF85263ATL)
- Provides year, month, day, weekday, hours, minutes, seconds, and 100th seconds based on a 32.768 kHz quartz crystal
- Stop-watch mode for elapsed time counting. From 100th seconds to 999 999 hours
- Two independent alarms
- Battery back-up circuit
- Watchdog timer
- Three timestamp registers
- Two independent interrupt generators plus predefined interrupts at every second, minute, or hour
- Frequency adjustment via programmable offset register
- Clock operating voltage: 0.9 V to 5.5 V
- Low current; typical 0.28 µA at V_{DD} = 3.0 V and T_{amb} = 25 °C
- 400 kHz two-line I^{2}C-bus interface (at V_{DD} = 1.8 V to 5.5 V)
- Programmable clock output for peripheral devices (32.768 kHz, 16.384 kHz, 8.192 kHz, 4.096 kHz, 2.048 kHz, 1.024 kHz, and 1 Hz)
- Configurable oscillator circuit for a wide variety of quartzes: C_L = 6 pF, C_L = 7 pF, and C_L = 12.5 pF
- Packages offered: SI8, TSSOP8, TSSOP10, HXSON10, and WLCSP12

3 Applications

- Printers and copiers
- Electronic metering
- Digital cameras
- White goods
- Elapsed time counter
- Network-powered devices
- Battery backed up systems
- Data loggers
- Digital voice recorders
- Mobile equipment
- Accurate high duration timer

PCF85263A

Product data sheet **Rev. 5.4 — 12 December 2025** Document feedback
4 / 102

4 Ordering information

Table 1 describes the ordering information for PCF85263A.

Table 1. Ordering information

Type number	Topside marking	Package		
		Name	Description	Version
PCF85263AT/A	85263A	SO8	Plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1
PCF85263ATL/A	263A	DFN2626-10	Plastic thermal enhanced extremely thin small outline package; no leads; 10 terminals; body 2.6 × 2.6 × 0.5 mm	SOT1197-1
PCF85263ATT/A	263A	TSSOP8	Plastic thin shrink small outline package; 8 leads; body width 3 mm	SOT505-1
PCF85263ATT1/A	263A	TSSOP10	Plastic thin shrink small outline package; 10 leads; body width 3 mm	SOT552-1
PCF85263AUK	F	WLCSP12	Wafer level package 12 cu pillars; body 1.19 x 0.94 x 0.22 mm with 0.25 mm pitch	SOT2035-1

4.1 Ordering options

Table 2 describes the ordering options for PCF85263A.

Table 2. Ordering options

| Type number	Orderable part number	Package	Packing method[1]	Minimum order quantity	Temperature
PCF85263AT/A	PCF85263AT/AJ	SO8	Reel 13" Q1 NDP	2500	T_{amb} = -40 °C to +85 °C
PCF85263ATL/A	PCF85263ATL/AX	DFN2626-10	Reel 7" Q1 NDP	4000	T_{amb} = -40 °C to +85 °C
PCF85263ATT/A	PCF85263ATT/AJ	TSSOP8	Reel 13" Q1 NDP	2500	T_{amb} = -40 °C to +85 °C
PCF85263ATT1/A	PCF85263ATT1/AJ [2]	TSSOP10	Reel 13" Q1 NDP	2500	T_{amb} = -40 °C to +85 °C
	PCF85263ATT1/AZ	TSSOP10	Reel 13" Q1 NDP SSB[3]	2500	T_{amb} = -40 °C to +85 °C
PCF85263AUK	PCF85263AUKZ	WLCSP12	Reel 13" Q1 Dry Pack	20000	T_{amb} = -40 °C to +85 °C

[1] Standard packing quantities and other packaging data are available at www.nxp.com/packages/.
[2] Discontinuation Notice 202104010DN; drop in replacement is PCF85263ATT1/AZ. Refer to PCN 202104008A.
[3] This packing method uses a Static Shielding Bag (SSB) solution. Material must be kept in a sealed bag between uses.

5 Block diagram

shows the labeled block diagram of PCF85263A.

1. Not available in all package types.

Figure 1. Block diagram of PCF85263A

6 Pinning information

This section provides the pin configuration and description for PCF85263A.

6.1 Pinning

The figures given below show pinning for various packages of PCF85263A.

PCF85263AT

For mechanical details, see Figure 45.

Figure 2. Pin configuration for PCF85263AT (SO8)

For mechanical details, see Figure 46.

Figure 3. Pin configuration for PCF85263ATL (DFN2626-10)

For mechanical details, see Figure 47.

Figure 4. Pin configuration for PCF85263ATT (TSSOP8)

For mechanical details, see Figure 48.

Figure 5. Pin configuration for PCF85263ATT1 (TSSOP10)

For mechanical details, see Figure 49.

Figure 6. Pin configuration for PCF85263AUK (WLCSP12)

6.2 Pin description

Table 3 provides detailed description of various pins on PCF85263A.

Table 3. Pin description

Input or input/output pins must always be at a defined level (V_{SS} or V_{DD}) unless otherwise specified.

Symbol	Pin					Type	Description	
	PCF85263AT (SO8)	PCF85263 ATL (DFN2626-10)	PCF85263 ATT (TSSOP8)	PCF85263 ATT1 (TSSOP10)	PCF85263AUK (WLCSP12)		Primary use	Secondary use
OSCI	1	1	1	1	A2	Input	Oscillator input	-
OSCO	2	2	2	2	A3	Output	Oscillator output	-
VBAT	3	3	3	3	B3	Supply	Battery backup supply voltage [1]	-
TS (CLK/$\overline{INTB}$)	-	4	-	4	C3	Input/ output	Can be configured with TSPM[1:0] [2]	
							Timestamp input	$\overline{INTB}$ and CLK output (push-pull); stop-watch control
VSS	4	5 [3]	4	5	D2, D3	Supply	Ground supply voltage	-
SDA	5	6	5	6	D1	Input/ output	Serial data line	-

PCF85263A

Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 5.4 — 12 December 2025

© 2025 NXP B.V. All rights reserved.

Document feedback

8 / 102

Table 3. Pin description...*continued*

Input or input/output pins must always be at a defined level (V_{SS} or V_{DD}) unless otherwise specified.

Symbol	Pin					Type	Description	
	PCF85263AT (SO8)	PCF85263 ATL (DFN2626-10)	PCF85263 ATT (TSSOP8)	PCF85263 ATT1 (TSSOP10)	PCF85263AUK (WLCSP12)		Primary use	Secondary use
SCL	6	7	6	7	C1	Input	Serial clock input	-
CLK	-	8	-	8	B2	Output	CLK (push-pull)	-
INTA (CLK)	7	9	7	9	B1	Output	Can be configured with INTAPM[1:0] [4]	
							Interrupt output (open-drain)	CLK output (open-drain)
VDD	8	10	8	10	A1, C2	Supply	Supply voltage	-

[1] Connect to VDD if not used.
[2] See Table 6 and Table 46.
[3] The die paddle (exposed pad) is connected to V_{SS} through high ohmic (non-conductive) silicon attach and must be electrically isolated. It is good engineering practice to solder the exposed pad to an electrically isolated PCB copper pad as shown in Figure 46 for better heat transfer but it is not required as the RTC doesn't consume much power. In no case should traces be run under the package-exposed pad.
[4] See Table 6 and Table 48.

PCF85263A

Product data sheet

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Rev. 5.4 — 12 December 2025

Document feedback

9 / 102

7 Functional description

The PCF85263A contains 8-bit registers for time information, for timestamp information and registers for system configuration. Included is an auto-incrementing register address, an on-chip 32.768 kHz oscillator with integrated capacitors, a frequency divider providing the source clock for the Real-Time Clock (RTC), and calender, and an I^{2}C-bus interface with a maximum data rate of 400 kbit/s.

The built-in address register will increment automatically after each read or write of a data byte. After register 2Fh, the auto-incrementing will wrap around to address 00h (for details, see Figure 7).


Figure 7. Address register incrementing

All registers (see Table 4, Table 5, and Table 6) are designed as addressable 8-bit parallel registers although not all bits are implemented. Figure 8 gives an overview of the address map.

Figure 8. Register map

The 100th seconds, seconds, minutes, hours, days, months, and years and the corresponding alarm registers are all coded in Binary Coded Decimal (BCD) format. When one of the RTC registers is read, the contents of all-time counters are frozen. Therefore, faulty reading of the clock and calendar during a carry condition is prevented.

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet **Rev. 5.4 — 12 December 2025** Document feedback

10 / 102

7.1 Registers organization overview

7.1.1 Time mode registers

The PCF85263A has two time mode register sets; one for the real-time clock mode and one for the stopwatch clock mode. The access to these registers can be switched by the RTCM bit in the function control register (28h). For details, see Table 6 and Table 53.

aaa-009600

Figure 9. Time mode register set selection

7.1.1.1 RTC mode time registers overview (RTCM = 0)

Table 4. RTC mode time registers

Bit positions labeled as - are not implemented. After reset, all registers are set according to Table 61.

Address	Register name	Bit								Reference
		7	6	5	4	3	2	1	0	
RTC time and date registers										
00h	100th_seconds	100TH_SECONDS (0 to 99)								Section 7.2
01h	Seconds	OS	SECONDS (0 to 59)							
02h	Minutes	EMON	MINUTES (0 to 59)							
03h	Hours	-	-	AMPM	HOURS (1 to 12) in 12-hour mode					
				HOURS (0 to 23) in 24-hour mode						
04h	Days	-	-	DAYS (1 to 31)						
05h	Weekdays	-	-	-	-	-	WEEKDAYS (0 to 6)			
06h	Months	-	-	-	MONTHS (1 to 12)					
07h	Years	YEARS (0 to 99)								
RTC alarm1										
08h	Second_alarm1	-	SEC_ALARM1 (0 to 59)							Section 7.4
09h	Minute_alarm1	-	MIN_ALARM1 (0 to 59)							
0Ah	Hour_alarm1	-	-	AMPM	HR_ALARM1 (1 to 12) in 12-hour mode					
				HR_ALARM1 (0 to 23) in 24-hour mode						
0Bh	Day_alarm1	-	-	DAY_ALARM1 (1 to 31)						
0Ch	Month_alarm1	-	-	-	MON_ALARM1 (1 to 12)					
RTC alarm2										
0Dh	Minute_alarm2	-	MIN_ALARM2 (0 to 59)							Section 7.4
0Eh	Hour_alarm2	-	-	AMPM	HR_ALARM2 (1 to 12) in 12-hour mode					
0Fh	Weekday_alarm2	-	-	-	-	-	WDAY_ALARM2 (0 to 6)			
RTC alarm enables										
10h	Alarm_enables	WDAY_A2E	HR_A2E	MIN_A2E	MON_A1E	DAY_A1E	HR_A1E	MIN__A1E	SEC__A1E	Section 7.4
RTC timestamp1 (TSR1)										

Table 4. RTC mode time registers...*continued*

Bit positions labeled as - are not implemented. After reset, all registers are set according to Table 61.

Address	Register name	Bit								Reference
		7	6	5	4	3	2	1	0	
11h	TSR1_seconds	-	TSR1_SECONDS (0 to 59)							Section 7.7
12h	TSR1_minutes	-	TSR1_MINUTES (0 to 59)							
13h	TSR1_hours	-	-	AMPM	TSR1_HOURS (1 to 12) in 12-hour mode					
				TSR1_HOURS (0 to 23) in 24-hour mode						
14h	TSR1_days	-	-	TSR1_DAYS (1 to 31)						
15h	TSR1_months	-	-	-	TSR1_MONTHS (1 to 12)					
16h	TSR1_years	TSR1_YEARS (0 to 99)								
RTC timestamp2 (TSR2)										
17h	TSR2_seconds	-	TSR2_SECONDS (0 to 59)							Section 7.7
18h	TSR2_minutes	-	TSR2_MINUTES (0 to 59)							
19h	TSR2_hours	-	-	AMPM	TSR2_HOURS (1 to 12) in 12-hour mode					
				TSR2_HOURS (0 to 23) in 24-hour mode						
1Ah	TSR2_days	-	-	TSR2_DAYS (1 to 31)						
1Bh	TSR2_months	-	-	-	TSR2_MONTHS (1 to 12)					
1Ch	TSR2_years	TSR2_YEARS (0 to 99)								
RTC timestamp3 (TSR3)										
1Dh	TSR3_seconds	-	TSR3_SECONDS (0 to 59)							Section 7.7
1Eh	TSR3_minutes	-	TSR3_MINUTES (0 to 59)							
1Fh	TSR3_hours	-	-	AMPM	TSR3_HOURS (1 to 12) in 12-hour mode					
				TSR3_HOURS (0 to 23) in 24-hour mode						
20h	TSR3_days	-	-	TSR3_DAYS (1 to 31)						
21h	TSR3_months	-	-	-	TSR3_MONTHS (1 to 12)					
22h	TSR3_years	TSR3_YEARS (0 to 99)								
RTC timestamp mode control										
23h	TSR_mode	TSR3M[1:0]		-	TSR2M[2:0]			TSR1M[1:0]		Section 7.7

7.1.1.2 Stop-watch mode time registers (RTCM = 1)

Table 5. Stop-watch mode time registers

Bit positions labeled as - are not implemented. After reset, all registers are set according to Table 61.

Address	Register name	Bit								Reference
		7	6	5	4	3	2	1	0	
Stop-watch time registers										
00h	100th_seconds	100TH_SECONDS (0 to 99)								Section 7.3
01h	Seconds	OS	SECONDS (0 to 59)							
02h	Minutes	EMON	MINUTES (0 to 59)							
03h	Hours_xx_xx_00	HR_XX_XX_00 (0 to 99)								
04h	Hours_xx_00_xx	HR_XX_00_XX (0 to 99)								
05h	Hours_00_xx_xx	HR_00_XX_XX (0 to 99)								
06h	not used	-	-	-	-	-	-	-	-	
07h	not used	-	-	-	-	-	-	-	-	
Stop-watch alarm1										
08h	Second_alm1	-	SEC_ALM1 (0 to 59)							Section 7.4
09h	Minute_alm1	-	MIN_ALM1 (0 to 59)							
0Ah	Hr_xx_xx_00_alm1	HR_XX_XX_00_ALM1 (0 to 99)								
0Bh	Hr_xx_00_xx_alm1	HR_XX_00_XX_ALM1 (0 to 99)								
0Ch	Hr_00_xx_xx_alm1	HR_00_XX_XX_ALM1 (0 to 99)								
Stop-watch alarm2										
0Dh	Minute_alm2	-	MIN_ALM2 (0 to 59)							Section 7.4

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet

Rev. 5.4 — 12 December 2025

Document feedback

12 / 102

Table 5. Stop-watch mode time registers...*continued*

Bit positions labeled as - are not implemented. After reset, all registers are set according to Table 61.

Address	Register name	Bit 7	6	5	4	3	2	1	0	Reference
0Eh	Hr_xx_00_alm2	HR_XX_00_ALM2 (0 to 99)								
0Fh	Hr_00_xx_alm2	HR_00_XX_ALM2 (0 to 99)								
Stop-watch alarm enables										
10h	Alarm_enables	HR_00_XX_A2E	HR_XX_00_A2E	MIN_A2E	HR_00_XX_XX_A1E	HR_XX_00_XX_A1E	HR_XX_XX_00_A1E	MIN_A1E	SEC_A1E	Section 7.4
Stop-watch timestamp1 (TSR1)										
11h	TSR1_seconds	-	TSR1_SECONDS (0 to 59)							Section 7.7
12h	TSR1_minutes	-	TSR1_MINUTES (0 to 59)							
13h	TSR1_hr_xx_xx_00	TSR1_HR_XX_XX_00 (0 to 99)								
14h	TSR1_hr_xx_00_xx	TSR1_HR_XX_00_XX (0 to 99)								
15h	TSR1_hr_00_xx_xx	TSR1_HR_00_XX_XX (0 to 99)								
16h	not used	-	-	-	-	-	-	-	-	
Stop-watch timestamp2 (TSR2)										
17h	TSR2_seconds	-	TSR2_SECONDS (0 to 59)							Section 7.7
18h	TSR2_minutes	-	TSR2_MINUTES (0 to 59)							
19h	TSR2_hr_xx_xx_00	TSR2_HR_XX_XX_00 (0 to 99)								
1Ah	TSR2_hr_xx_00_xx	TSR2_HR_XX_00_XX (0 to 99)								
1Bh	TSR2_hr_00_xx_xx	TSR2_HR_00_XX_XX (0 to 99)								
1Ch	not used	-	-	-	-	-	-	-	-	
Stop-watch timestamp3 (TSR3)										
1Dh	TSR3_seconds	-	TSR3_SECONDS (0 to 59)							Section 7.7
1Eh	TSR3_minutes	-	TSR3_MINUTES (0 to 59)							
1Fh	TSR3_hr_xx_xx_00	TSR3_HR_XX_XX_00 (0 to 99)								
20h	TSR3_hr_xx_00_xx	TSR3_HR_XX_00_XX (0 to 99)								
21h	TSR3_hr_00_xx_xx	TSR3_HR_00_XX_XX (0 to 99)								
22h	not used	-	-	-	-	-	-	-	-	
Stop-watch timestamp mode control										
23h	TSR_mode	TSR3M[1:0]		-	TSR2M[2:0]			TSR1M[1:0]		Section 7.7

7.1.2 Control registers overview

Table 6. Control and function registers overview

Bit positions labeled as - are not implemented. After reset, all registers are set according to Table 61.

Address	Register name	Bit 7	6	5	4	3	2	1	0	Reference
Offset register										
24h	Offset	OFFSET[7:0]								Section 7.8
Control registers										
25h	Oscillator	CLKIV	OFFM	12_24	LOWJ	OSCD[1:0]		CL[1:0]		Section 7.10
26h	Battery_switch	-	-	-	BSOFF	BSRR	BSM[1:0]		BSTH	Section 7.11
27h	Pin_IO	CLKPM	TSPULL	TSL	TSIM	TSPM[1:0]		INTAPM[1:0]		Section 7.12
28h	Function	100TH	PI[1:0]		RTCM	STOPM	COF[2:0]			Section 7.13
29h	INTA_enable	ILPA	PIEA	OIEA	A1IEA	A2IEA	TSRIEA	BSIEA	WDIEA	Section 7.9
2Ah	INTB_enable	ILPB	PIEB	OIEB	A1IEB	A2IEB	TSRIEB	BSIEB	WDIEB	Section 7.9
2Bh	Flags	PIF	A2F	A1F	WDF	BSF	TSR3F	TSR2F	TSR1F	Section 7.14
RAM byte										
2Ch	RAM_byte	B[7:0]								Section 7.6
Watchdog registers										
2Dh	Watchdog	WDM	WDR[4:0]					WDS[1:0]		Section 7.5
Stop										

Table 6. Control and function registers overview...*continued*

Bit positions labeled as - are not implemented. After reset, all registers are set according to Table 61.

Address	Register name	Bit								Reference
		7	6	5	4	3	2	1	0	
2Eh	Stop_enable	-	-	-	-	-	-	-	STOP	Section 7.16
Reset										
2Fh	Resets	CPR	0	1	0	SR	1	0	CTS	Section 7.15

7.2 RTC mode time and date registers

RTC mode is enabled by setting RTCM = 0. These registers are coded in the BCD format to simplify application use.

The default state is:

Time: 00:00:00.00

Date: 2000 01 01

Weekday: Saturday

Monitor bits: OS = 1, EMON = 0

Table 7. Time and date registers in RTC mode (RTCM = 0)

Bit positions labeled as - are not implemented and return 0 when read.

Address	Register name	Upper-digit (ten's place)				Digit (unit place)			
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00h	100th_seconds [1]	0 to 9				0 to 9			
01h	Seconds	OS	0 to 5			0 to 9			
02h	Minutes	EMON	0 to 5			0 to 9			
03h	Hours [2]	-	-	AMPM	0 to 1	0 to 9			
				0 to 2		0 to 9			
04h	Days [3]	-	-	0 to 3		0 to 9			
05h	Weekdays	-	-	-	-	-	0 to 6		
06h	Months	-	-	-	0 to 1	0 to 9			
07h	Years	0 to 9				0 to 9			

[1] The 100th_seconds register is only available when the 100TH mode is enabled, see Section 7.13.1. When the 100TH mode is disabled, this register always returns 0.

[2] Hour mode is set by the 12_24 bit in the Oscillator register, see Section 7.10.

[3] If the year counter contains a value, which is exactly divisible by 4, the PCF85263A compensates for leap years by adding a 29th day to February.

7.2.1 Definition of BCD

The Binary-Coded Decimal (BCD) is an encoding of numbers where each digit is represented by a separate bit field. Each bit field can only contain the values 0 to 9. In this way, decimal numbers and counting is implemented.

Example: 59 encoded as an entire number is represented by 3Bh or 11 1011. In BCD, the 5 is represented as 5h or 0101 and the 9 as 9h or 1001, which combines to 59h.

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet **Rev. 5.4 — 12 December 2025** Document feedback

14 / 102

Table 8. BCD coding

Value in decimal	Upper-digit (ten's place)				Digit (unit place)			
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00	0	0	0	0	0	0	0	0
01	0	0	0	1	0	0	0	1
02	0	0	1	0	0	0	1	0
:	:	:	:	:	:	:	:	:
09	1	0	0	1	1	0	0	1
10	0	0	0	0	0	0	0	0
:	:	:	:	:	:	:	:	:
98	1	0	0	1	1	0	0	0
99	1	0	0	1	1	0	0	1

7.2.2 OS: Oscillator stop

When the oscillator of the PCF85263A is stopped, the OS status bit is set. The oscillator can be stopped, for example, by connecting one of the oscillator pins OSCI or OSCO to the ground. The oscillator is considered to be stopped during the time between power on and stable crystal resonance. This time can be in the range of 200 ms to 2 s depending on crystal type, temperature, and supply voltage.

The status bit remains set until cleared by command (for details, see Figure 10). If the bit cannot be cleared, then the oscillator is not running. This method can be used to monitor the oscillator and to determine if the supply voltage has reduced to the point where oscillation fails.

Figure 10. OS status bit

7.2.3 EMON: event monitor

The EMON can be used to monitor the status of all the flags in the Flags register, see Section 7.14. When one or more of the flags is set, then the EMON bit returns a logic 1. The EMON bit cannot be cleared. EMON returns a logic 0 when all flags are cleared.

See Figure 23 for a pictorial representation.

7.2.4 Definition of weekdays

The definition can be reassigned by the user.

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet

Rev. 5.4 — 12 December 2025

Document feedback

15 / 102

Table 9. Weekday assignments

Day	Bit		
	2	1	0
Sunday	0	0	0
Monday	0	0	1
Tuesday	0	1	0
Wednesday	0	1	1
Thursday	1	0	0
Friday	1	0	1
Saturday	1	1	0

7.2.5 Definition of months

Table 10. Month assignments in BCD format

Month	Upper-digit (ten's place)	Digit (unit place)			
	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
January	0	0	0	0	1
February	0	0	0	1	0
March	0	0	0	1	1
April	0	0	1	0	0
May	0	0	1	0	1
June	0	0	1	1	0
July	0	0	1	1	1
August	0	1	0	0	0
September	0	1	0	0	1
October	1	0	0	0	0
November	1	0	0	0	1
December	1	0	0	1	0

### 7.2.6 Setting and reading the time in RTC mode

Figure 11 shows the data flow and data dependencies starting from the 100 Hz clock tick.

Figure 11. Data flow for the time function

During read operations, the time counting circuits (memory locations 00h through 07h) are copied into an output register. The RTC continues counting in the background.

When reading or writing the time, it is important to make a read or write access in one go, that is, setting or reading 100th seconds through to years must be made in one single access. Failing to comply with this method could result in the time becoming corrupted.

As an example, if the time (seconds through to hours) is set in one access and then in a second access the date is set, it is possible that the time increments between the two accesses. A similar problem exists when reading. A roll-over can occur between reads, therefore giving the minutes from one moment and the hours from the next.

Before setting the time, the STOP bit must be set and the prescalers must be cleared (for details, see Section 7.16).

An example of setting the time: 14 hours, 23 minutes, and 19 seconds.

- I^{2}C START condition
- I^{2}C target address + write (A2h)
- Register address (2Eh)
- Write data (set STOP, 01h)
- Write data (clear prescaler, A4h)
- Write data (100th seconds, 00h)
- Write data (Hours, 14h)
- Write data (Minutes, 23h)
- Write data (Seconds, 19h)
- I^{2}C START condition
- I^{2}C target address + write (A2h)
- Register address (2Eh)

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet

Rev. 5.4 — 12 December 2025

Document feedback

17 / 102

• Write data (clear STOP, 00h). Time starts counting from this point
• I^{2}C STOP condition

7.3 Stop-watch mode time registers

These registers are coded in the BCD format to simplify application use.

Stop-watch mode is enabled by setting RTCM = 1. In stop-watch mode, the PCF85263A counts from 100th seconds to 99 9 999 hours. There are no day, weekday, month, or year registers.

The default state is:

Time:

00 00 00:00:00.00

Monitor bits:

OS = 1, EMON = 0 (for details, see Section 7.2.2 and Section 7.2.3)

Table 11. Time registers in stop-watch mode (RTCM = 1)
Bit positions labeled as - are not implemented and return 0 when read.

Address	Register name	Upper-digit (ten's place)				Digit (unit place)			
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00h	100th_seconds [1]	0 to 9				0 to 9			
01h	Seconds	OS	0 to 5			0 to 9			
02h	Minutes	EMON	0 to 5			0 to 9			
03h	Hours_xx_xx_00	0 to 9				0 to 9			
04h	Hours_xx_00_xx	0 to 9				0 to 9			
05h	Hours_00_xx_xx	0 to 9				0 to 9			
06h	Not used	-	-	-	-	-	-	-	-
07h	Not used	-	-	-	-	-	-	-	-

[1]   The 100th_seconds register is only available when the 100TH mode is enabled. For details, see Section 7.13.1. When the 100TH mode is disabled, this register always returns 0.

7.3.1 Setting and reading the time in stop-watch mode

Figure 12 shows the data flow and data dependencies starting from the 100 Hz clock tick.

During read operations, the time counting circuits (memory locations 00h through 07h) are copied into an output register. The RTC continues counting in the background.

When reading or writing the time, it is important to make a read or write access in one go, that is, setting or reading 100th_seconds through to HR_00_xx_xx must be made in one single access. Failing to comply with this method could result in the time becoming corrupted.

As an example, if the seconds value is set in one access and then in a following access the minutes value is set, it is possible that the time increments between the two accesses. A similar problem exists when reading. A roll-over can occur between reads. therefore giving the seconds from one moment and the minutes from the next.

Figure 12. Data flow for the stop-watch function

7.4 Alarms

There are two independent alarms. Each is separately configured and can be used to generate an interrupt. In RTC mode, an alarm is configured for time and date. In stop-watch mode, when the RTC is functioning as an elapsed time counter, an alarm is configured for time only.

7.4.1 Alarms in RTC mode

In RTC mode, Alarm 1 can be configured from seconds to months. Alarm 2 operates on minutes, hours, and weekdays. Each segment of the time is independently enabled. Alarms can be output on the $\overline{\text{INTA}}$ and $\overline{\text{INTB}}$ pins.

7.4.1.1 Alarm1 and alarm2 registers in RTC mode

Setting the time for alarm1: Only the relevant information for the alarm condition has to be programmed. The unused parts are ignored.

Table 12. Alarm1 and alarm2 registers in RTC mode coded in BCD (RTCM = 0)
Bit positions labeled as - are not implemented.

Address	Register name	Upper-digit (ten's place)				Digit (unit place)			
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RTC alarm1 registers									
08h	Second_alarm1	-	0 to 5			0 to 9			
09h	Minute_alarm1	-	0 to 5			0 to 9			
0Ah	Hour_alarm1	-	-	AMPM	0 to 1	0 to 9			
				0 to 2		0 to 9			
0Bh	Day_alarm1	-	-	0 to 3		0 to 9			

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet

Rev. 5.4 — 12 December 2025

Document feedback

19 / 102

Table 12. Alarm1 and alarm2 registers in RTC mode coded in BCD (RTCM = 0)...*continued*
Bit positions labeled as - are not implemented.

Address	Register name	Upper-digit (ten's place)				Digit (unit place)			
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0Ch	Month_alarm1	-	-	-	0 to 1	0 to 9			
RTC alarm2 registers									
0Dh	Minute_alarm2	-	0 to 5			0 to 9			
0Eh	Hour_alarm2	-	-	AMPM	0 to 1	0 to 9			
		0 to 2				0 to 9			
0Fh	Weekday_alarm2	-	-	-	-	-	0 to 6		

7.4.1.2 Alarm1 and alarm2 control in RTC mode

Table 13. Alarm_enables- alarm enable control register (address 10h) bit description

Bit	Symbol	Value	Description
RTC alarm2			
7	WDAY_A2E		**Weekday alarm2 enable**
		0 [1]	Disabled
		1	Enabled
6	HR_A2E		**Hour alarm2 enable**
		0 [1]	Disabled
		1	Enabled
5	MIN_A2E		**Minute alarm2 enable**
		0 [1]	Disabled
		1	Enabled
RTC alarm1			
4	MON_A1E		**Month alarm1 enable**
		0 [1]	Disabled
		1	Enabled
3	DAY_A1E		**Day alarm1 enable**
		0 [1]	Disabled
		1	Enabled
2	HR_A1E		**Hour alarm1 enable**
		0 [1]	Disabled
		1	Enabled
1	MIN_A1E		**Minute alarm1 enable**
		0 [1]	Disabled
		1	Enabled
0	SEC_A1E		**Second alarm1 enable**

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet **Rev. 5.4 — 12 December 2025** Document feedback

20 / 102

Table 13. Alarm_enables- alarm enable control register (address 10h) bit description...*continued*

Bit	Symbol	Value	Description
		0 [1]	Disabled
		1	Enabled

[1]   Default value.

7.4.1.3 Alarm1 and alarm2 function in RTC mode

The registers at addresses 08h through 0Ch contain alarm1 information. When one or more of these registers is loaded with second, minute, hour, day, or month, and its corresponding alarm enable bit (SEC_A1E to MON_A1E) is set logic 1, then that information is compared with the current second, minute, hour, day, and month.

The registers at addresses 0Dh through 0Fh contain alarm2 information. When one or more of these registers is loaded with minute, hour or weekday, and its corresponding alarm enable bit (MIN_A2E to WDAY_A2E) is set logic 1, then that information is compared with the current minute, hour, and weekday.

Alarm registers having their alarm enable bit at logic 0 are ignored.

When the time increments to match the enabled alarms, the alarm flag in the Flags register (Section 7.14) is set. A1F for alarm1 and A2F for alarm2. The alarm flag is cleared by command.

When the time increments to match the enabled alarms, an interrupt can be generated. See Section 7.4.3.

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet   **Rev. 5.4 — 12 December 2025**   Document feedback

21 / 102

1. Only when all enabled alarm settings are matching.
The flag is set **only** on increment to a matched case (and not every time it is equal).

Figure 13. Alarm1 and alarm2 function block diagram (RTC mode)

7.4.2 Alarms in stop-watch mode

In stop-watch mode, Alarm 1 can be configured from seconds to 999 999 hours. Alarm 2 operates on minutes up to 9 999 hours.

7.4.2.1 Alarm1 and alarm2 registers in stop-watch mode

Setting the time for alarm1 and alarm2: Only the relevant information for the alarm condition has to be programmed. The unused parts are ignored.

Table 14. Alarm1 and alarm2 registers in stop-watch mode coded in BCD (RTCM = 1)
Bit positions labeled as - are not implemented.

Address	Register name	Upper-digit (ten's place)				Digit (unit place)			
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Stop-watch alarm1 registers									
08h	Second_alm1	-	0 to 5			0 to 9			
09h	Minute_alm1	-	0 to 5			0 to 9			
09h	Hr_xx_xx_00_alm1	0 to 9				0 to 9			
0Bh	Hr_xx_00_xx_alm1	0 to 9				0 to 9			
0Ch	Hr_00_xx_xx_alm1	0 to 9				0 to 9			
Stop-watch alarm2 registers									
0Dh	Minute_alm2	-	0 to 5			0 to 9			
0Eh	Hr_xx_00_alm2	0 to 9				0 to 9			
0Fh	Hr_00_xx_alm2	0 to 9				0 to 9			

7.4.2.2 Alarm1 and alarm2 control in stop-watch mode

Table 15. Alarm_enables- alarm enable control register (address 10h) bit description

Bit	Symbol	Value	Description
Stop-watch alarm2			
7	HR_00_XX_A2E		**Thousands of hours alarm2 enable**
		0 [1]	Disabled
		1	Enabled
6	HR_XX_00_A2E		**Tens of hours alarm2 enable**
		0 [1]	Disabled
		1	Enabled
5	MIN_A2E		**Minute alarm2 enable**
		0 [1]	Disabled
		1	Enabled
Stop-watch alarm1			
4	HR_00_XX_XX_A1E		**100 thousands of hours alarm1 enable**
		0 [1]	Disabled
		1	Enabled
3	HR_XX_00_XX_A1E		**Thousands of hours alarm1 enable**
		0 [1]	Disabled
		1	Enabled

Table 15. Alarm_enables- alarm enable control register (address 10h) bit description...*continued*

Bit	Symbol	Value	Description
2	HR_XX_XX_00_A1E		**Tens of hour alarm1 enable**
		0 [1]	Disabled
		1	Enabled
1	MIN_A1E		**Minute alarm1 enable**
		0 [1]	Disabled
		1	Enabled
0	SEC_A1E		**Second alarm1 enable**
		0 [1]	Disabled
		1	Enabled

[1] Default value.

7.4.2.3 Alarm1 and alarm2 function in stop-watch mode

The registers at addresses 08h through 0Ch contain alarm1 information. When one or more of these registers is loaded with second, minute, and hours, and its corresponding alarm enable bit (SEC_A1E to HR_00_XX_XX_A1E) is set logic 1, then that information is compared with the current second, minute, and hours.

The registers at addresses 0Dh through 0Fh contain alarm2 information. When one or more of these registers is loaded with minutes and hours, and its corresponding alarm enable bit (MIN_A2E to HR_00_XX_A2E) is set logic 1, then that information is compared with the current minute and hours.

Alarm registers having their alarm enable bit at logic 0 are ignored.

When the time increments to match the enabled alarms, the alarm flag in the flags register (Section 7.14) is set. A1F for alarm1 and A2F for alarm2. The alarm flag is cleared by command.

When the time increments to match the enabled alarms, an interrupt can be generated. For details, see Section 7.4.3.

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet

Rev. 5.4 — 12 December 2025

Document feedback

24 / 102

aaa-009583

1. Only when all enabled alarm settings are matching.
The flag is set **only** on increment to a matched case (and not every time it is equal).

Figure 14. Alarm1 and alarm2 function block diagram (stop-watch mode)

7.4.3 Alarm interrupts

The generation of interrupts from the alarm functions is controlled via the alarm interrupt enable bits; A1IEA, A1IEB, A2IEA, A2IEB. These bits are in registers INTA_enable (address 29h) and INTB_enable (address 2Ah).

The assertion of flags A1F or A2F can be used to generate an interrupt at the pins $\overline{INTA}$ and $\overline{INTB}$. The interrupt can be generated as a pulse signal every time the time increments to match the alarm setting or as a permanently active signal that follows the condition of bit A1F and/or A2F. See Section 7.9 for interrupt control.

A1F and A2F remain set until cleared by command. Once an alarm flag has been cleared, it is only set again when the time increments to match the alarm condition once more.

When an interrupt pin is configured to pulse mode and if an alarm flag is not cleared and the time increments to match the alarm condition again, then a repeated interrupt pulse is generated.

7.5 Watchdog

Table 16. Watchdog - Watchdog control and register (address 2Dh) bit description

Bit	Symbol	Value	Description
7	WDM		**Watchdog mode**
		0 [1]	Single shot
		1	Repeat mode
6 to 2	WDR[4:0]		**Watchdog register bits**
		0h [1] to 1Fh	Write: Watchdog counter load value
		0h to 1Fh	Read: current counter value
1 to 0	WDS[1:0]		**Watchdog step size (source clock)**
		00 [1]	4 seconds (0.25 Hz)
		01	1 second (1 Hz)
		10	$\frac{1}{4}$ second (4 Hz)
		11	$\frac{1}{16}$ second (16 Hz)

[1] Default value.

7.5.1 Watchdog functions

The Watchdog has four selectable step sizes allowing for periods in the range from 62.5 ms to 124 seconds. For periods greater than 2 minutes, the alarm function can be used.

$$Watchdog\text{-}duration = WDR \times stepsize \tag{1}$$

Table 17. Watchdog durations

WDS[1:0]	Watchdog step size [1]	Delay	
		Minimum Watchdog duration WDR = 1	Maximum Watchdog duration WDR = 31
00	4 s	4 s	124 s
01	1 s	1 s	31 s
10	$\frac{1}{4}$ s	0.25 s	7.75 s
11	$\frac{1}{16}$ s	0.0625 s	1.9375 s

[1] Time periods can be affected by correction pulses.

Remark: All timings are generated from the 32.768 kHz oscillator and are based on the assumption that there is 0 ppm deviation. Deviation in oscillator frequency results in deviation in timings. It is not applicable to interface timing.

The Watchdog counts down from a software-loaded 5-bit binary value, WDR[4:0], in register Watchdog. Loading the counter with 0 stops the Watchdog. Loading the counter with a non-0 value starts the counter. Values from 1 to 31 are allowed.

In this example, it is assumed that the Watchdog flag (WDF) is cleared before the next Watchdog period expires and that the interrupt output is set to pulsed mode.

Figure 15. Watchdog repeat mode

If a new value of WDR[4:0] is written before the end of the current Watchdog period, then this value takes immediate effect.

When starting the timer for the first time or when reloading WDR[4:0] before the end of the current period, the first period has an uncertainty of maximum one count. The uncertainty is a result of loading the WDR[4:0] from the interface clock, which is asynchronous from the Watchdog source clock. Subsequent Watchdog periods do not have such variation.

Reading the Watchdog register returns the current value of the Watchdog counter (for details, see Figure 15) and **not** the initial value WDR[4:0]. Since it is not possible to freeze the Watchdog counter during read back, it is recommended to read the register twice and check for consistent results.

7.5.1.1 Watchdog repeat mode

In repeat mode, at the end of every Watchdog period, the Watchdog flag (bit WDF in the flags register, Section 7.14) is set and the counter automatically reloads and starts the next Watchdog period. An example is given in Figure 15. The asserted bit WDF can be used to generate an interrupt. Only a command can clear Bit WDF.

7.5.1.2 Watchdog single shot mode

In single shot mode, at the end of the countdown period, the Watchdog flag (bit WDF in the flags register, Section 7.14) is set and the counter stops with the value 0. The Watchdog register must be reloaded to start another Watchdog period.

PCF85263A

Product data sheet **Rev. 5.4 — 12 December 2025**

Document feedback

27 / 102

Figure 16. Watchdog single shot mode

7.5.1.3 Watchdog interrupts

The generation of interrupts from the Watchdog functions is controlled via the Watchdog interrupt enable bits; WDIEA and WDIEB. These bits are in registers INTA_enable (address 29h) and INTB_enable (address 2Ah).

The assertion of the flag WDF can be used to generate an interrupt at pins $\overline{\text{INTA}}$ and $\overline{\text{INTB}}$. The interrupt can be generated as a pulsed signal every time the Watchdog counter reaches the end of the countdown period. Alternatively, as a permanently active signal that follows the condition of bit WDF, WDF remains set until cleared by command.

When enabled, interrupts are triggered every time the Watchdog counter reaches the end of the countdown period and even if the WDF is not cleared, an interrupt pulse can be generated.

See Section 7.9 for interrupt control.

7.6 RAM byte

Table 18. RAM_byte - 8-bit RAM register (address 2Ch) bit description

Bit	Symbol	Value	Description
7 to 0	B[7:0]	0000 0000 [1] to 1111 1111	**RAM content**

[1] Default value.

The PCF85263A provides a free RAM byte, which can be used for any purpose, for example, status bits of the system.

7.7 Timestamps

There are three timestamp registers that can be independently configured to record the time for battery switch-over events and/or transitions on the TS pin.

Each timestamp register has an associated flag. It is also possible to generate an interrupt signal for every timestamp register update.

Timestamps work in both RTC and stop-watch mode. During battery operation, the mechanical switch detector can also be used to trigger the timestamp.

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet

Rev. 5.4 — 12 December 2025

Document feedback

28 / 102

The timestamp registers are read only and cannot be written. It is possible to set all three registers to 0 with the CTS instruction in the Resets register (Section 7.15).

Figure 17. Timestamp

The mode for each register is controlled by the TSR_mode register.

Table 19. TSR_mode - timestamp mode control register (address 23h) bit description

Bit	Symbol	Value	Description
Timestamp3 (TSR3)			
7 to 6	TSR3M[1:0]		**timestamp register 3 mode**
		00 [1]	no timestamp
		01	FB, record **F**irst-time switch to **B**attery event
		10	LB, record **L**ast-time switch to **B**attery event
		11	LV, record **L**ast-time switch to **V**$_{DD}$ event
5	-	0	not used

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet

Rev. 5.4 — 12 December 2025

Document feedback

29 / 102

Table 19. TSR_mode - timestamp mode control register (address 23h) bit description...*continued*

Bit	Symbol	Value	Description
Timestamp2 (TSR2)			
4 to 2	TSR2M[2:0]		**timestamp register 2 mode**
		000 [1]	no timestamp
		001	FB, record **F**irst-time switch to **B**attery event
		010	LB, record **L**ast-time switch to **B**attery event
		011	LV, record **L**ast-time switch to **V**$_{DD}$ event
		100	FE, record **F**irst TS pin **E**vent
		101	LE, record **L**ast TS pin **E**vent
		110 to 111	no timestamp
Timestamp1 (TSR1)			
1 to 0	TSR1M[1:0]		**timestamp register 1 mode**
		00 [1]	no timestamp
		01	FE, record **F**irst TS pin **E**vent
		10	LE, record **L**ast TS pin **E**vent
		11	no timestamp

[1]   Default value.

The **First event** means that the time is only stored on the first event and not recorded for subsequent events. When the first event occurs, the associated timestamp flag is set. When the flag is cleared, then a new 'first' event is recorded. See Figure 18 and Figure 19.

The **Last event** means that the time is stored on every event. When an event occurs, the associated timestamp flag is set. It is not necessary to clear the flag before a new event is recorded.

Interrupts can be generated in $\overline{INTA}$ pin and/or $\overline{INTB}$ pin. Interrupts are generated every time a timestamp register is updated. Interrupt generation is not conditional on the state of the timestamp flags. See Section 7.7.1.

Figure 18. Example battery switch-over timestamp

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet

Rev. 5.4 — 12 December 2025

Document feedback

30 / 102

1. TS pin set to active HIGH (TSL = 0), see register Pin_IO (address 27h).

Figure 19. Example TS pin driven timestamp

The recorded time is stored in the associated timestamp register. The time format depends on the RTC mode. The timestamp registers follow the time format of the time registers.

Table 20. Timestamp registers in RTC mode (RTCM = 0)
Bit positions labeled as - are not implemented and return 0 when read.

Address	Register name	Upper-digit (ten's place)				Digit (unit place)			
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RTC timestamp1 (TSR1)									
11h	TSR1_seconds	-	0 to 5			0 to 9			
12h	TSR1_minutes	-	0 to 5			0 to 9			
13h	TSR1_hours	-	-	AMPM	0 to 1	0 to 9			
				0 to 2		0 to 9			
14h	TSR1_days	-	-	0 to 3		0 to 9			
15h	TSR1_months	-	-	-	0 to 1	0 to 9			
16h	TSR1_years	0 to 9				0 to 9			
RTC timestamp2 (TSR2)									
17h	TSR2_seconds	-	0 to 5			0 to 9			
18h	TSR2_minutes	-	0 to 5			0 to 9			
19h	TSR2_hours	-	-	AMPM	0 to 1	0 to 9			
				0 to 2		0 to 9			
1Ah	TSR2_days	-	-	0 to 3		0 to 9			
1Bh	TSR2_months	-	-	-	0 to 1	0 to 9			
1Ch	TSR2_years	0 to 9				0 to 9			
RTC timestamp3 (TSR3)									
1Dh	TSR3_seconds	-	0 to 5			0 to 9			
1Eh	TSR3_minutes	-	0 to 5			0 to 9			

Table 20. Timestamp registers in RTC mode (RTCM = 0)...*continued*

Bit positions labeled as - are not implemented and return 0 when read.

Address	Register name	Upper-digit (ten's place)				Digit (unit place)			
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
1Fh	TSR3_hours	-	-	AMPM	0 to 1	0 to 9			
				0 to 2		0 to 9			
20h	TSR3_days	-	-	0 to 3		0 to 9			
21h	TSR3_months	-	-	-	0 to 1	0 to 9			
22h	TSR3_years	0 to 9				0 to 9			

Table 21. Timestamp registers in stop-watch mode (RTCM = 1)

Bit positions labeled as - are not implemented and return 0 when read.

Address	Register name	Upper-digit (ten's place)				Digit (unit place)			
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Stop-watch timestamp1 (TSR1)									
11h	TSR1_seconds	-	0 to 5			0 to 9			
12h	TSR1_minutes	-	0 to 5			0 to 9			
13h	TSR1_hr_xx_xx_00	0 to 9				0 to 9			
14h	TSR1_hr_xx_00_xx	0 to 9				0 to 9			
15h	TSR1_hr_00_xx_xx	0 to 9				0 to 9			
16h	not used	-	-	-	-	-	-	-	-
Stop-watch timestamp2 (TSR2)									
17h	TSR2_seconds	-	0 to 5			0 to 9			
18h	TSR2_minutes	-	0 to 5			0 to 9			
19h	TSR2_hr_xx_xx_00	0 to 9				0 to 9			
1Ah	TSR2_hr_xx_00_xx	0 to 9				0 to 9			
1Bh	TSR2_hr_00_xx_xx	0 to 9				0 to 9			
1Ch	not used	-	-	-	-	-	-	-	-
Stop-watch timestamp3 (TSR3)									
1Dh	TSR3_seconds	-	0 to 5			0 to 9			
1Eh	TSR3_minutes	-	0 to 5			0 to 9			
1Fh	TSR3_hr_xx_xx_00	0 to 9				0 to 9			
20h	TSR3_hr_xx_00_xx	0 to 9				0 to 9			
21h	TSR3_hr_00_xx_xx	0 to 9				0 to 9			
22h	not used	-	-	-	-	-	-	-	-

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet

Rev. 5.4 — 12 December 2025

Document feedback

32 / 102

7.7.1 Timestamps interrupts

The generation of interrupts from the timestamp functions is controlled via the timestamp interrupt enable bits; TSRIEA and TSRIEB. These bits are in registers INTA_enable (address 29h) and INTB_enable (address 2Ah).

The loading of new information into one of the timestamp registers can be used to generate an interrupt at pins $\overline{\text{INTA}}$ and $\overline{\text{INTB}}$. The interrupt can be generated as a pulsed signal every time the timestamp register updates or as a permanently active signal that follows the condition of timestamp flags, TSR1F to TSR3F. The timestamp flags remain set until cleared by command.

When enabled, interrupts are triggered every time the timestamp register updates and even if the associated flag is not cleared, an interrupt pulse can be generated.

See Section 7.9 for interrupt control.

7.8 Offset register

The PCF85263A incorporates an offset register (address 24h) which can be used to implement several functions, such as:

• Accuracy tuning
• Aging adjustment
• Temperature compensation

Table 22. Offset - offset register (address 24h) bit description

Bit	Symbol	Value	Description
7 to 0	OFFSET[7:0]	See Table 24	**Offset value**

There are two modes that define the correction period, normal mode and fast mode. The **normal mode** is suitable for offset trimming. The **fast mode** is suitable for dynamic offset correction, for example, implementing a temperature correction. The fast mode consumes more current. Offset mode is defined by bit OFFM in the oscillator register (Section 7.10).

Table 23. OFFM bit - oscillator control register (address 25h)
See Section 7.10

Bit	Symbol	Value	Description
6	OFFM		**Offset mode bit**
		0 [1]	Normal mode: correction is made every 4 hours; 2.170 ppm/step
		1	Fast mode: correction is made once every 8 minutes; 2.0345 ppm/step

[1]   Default value.

For OFFM = 0, each LSB introduces an offset of 2.170 ppm. For OFFM = 1, each LSB introduces an offset of 2.0345 ppm. The offset value is coded in two's complement giving a range of +127 LSB to -128 LSB, see Table 24.

Table 24. Offset values

OFFSET[7:0]	Offset value in decimal	Offset value in ppm	
		Normal mode OFFM = 0	**Fast mode OFFM = 1**
011 1 1111	+127	+275.590	+258.3815

Table 24. Offset values...*continued*

OFFSET[7:0]	Offset value in decimal	Offset value in ppm	
		Normal mode **OFFM = 0**	**Fast mode** **OFFM = 1**
011 1 1110	+126	+273.420	+256.3470
:	:	:	:
0000 0010	+2	+4.340	+4.0690
0000 0001	+1	+2.170	+2.0345
0000 0000 [1]	0	0 [1]	0 [1]
1111 1111	-1	-2.170	-2.0345
1111 1110	-2	-4.340	-4.0690
:	:	:	:
1000 0001	-127	-275.590	-258.3815
1000 0000	-128	-277.760	-260.416

[1]   Default value.

The correction is made by adding or subtracting clock correction pulses. This operation changes the period of a single second but not by changing the oscillator frequency.

It is possible to monitor when correction pulses are applied. For details, see Section 7.8.4.

7.8.1 Correction when OFFM = 0

The correction is triggered once every four hours and then the correction pulses are applied once per minute until the programmed correction values have been implemented.

Table 25. Correction pulses for OFFM = 0

Correction value	Every nth hour	Actual minute
+1 or -1	4	00
+2 or -2	4	00 and 01
+3 or -3	4	00, 01, and 02
:	:	:
+59 or -59	4	00 to 58
+60 or -60	4	00 to 59
+61 or -61	4	00 to 59
	4 + 1	00
+62 or -62	4	00 to 59
	4 + 1	00 and 01
:	:	:
+123 or -123	4	00 to 59
	4 + 1	00 to 59
	4 + 2	00, 01, and 02

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet **Rev. 5.4 — 12 December 2025** Document feedback

34 / 102

Table 25. Correction pulses for OFFM = 0...*continued*

Correction value	Every nth hour	Actual minute
-128	4	00 to 59
	4 + 1	00 to 59
	4 + 2	00 to 07

7.8.2 Correction when OFFM = 1

The correction is triggered once every eight minutes and then the correction pulses are applied once per second until the programmed correction values have been implemented.

Clock correction is made more frequently in OFFM = 1, but can result in higher power consumption.

Table 26. Correction pulses for OFFM = 1

Correction value	Every nth minute	Actual second
+1 or -1	8	00
+2 or -2	8	00 and 01
+3 or -3	8	00, 01, and 02
:	:	:
+59 or -59	8	00 to 58
+60 or -60	8	00 to 59
+61 or -61	8	00 to 59
	8 + 1	00
+62 or -62	8	00 to 59
	8 + 1	00 and 01
:	:	:
+123 or -123	8	00 to 59
	8 + 1	00 to 59
	8 + 2	00, 01, and 02
-128	8	00 to 59
	8 + 1	00 to 59
	8 + 2	00 to 07

7.8.3 Offset calibration workflow

The calibration offset has to be calculated based on the time. Figure 20 shows the workflow how the offset register values can be calculated:

Figure 20. Offset calibration calculation workflow

With the offset calibration, an accuracy of ±1 ppm (0.5 × offset per LSB) can be reached (see Table 24).

±1 ppm corresponds to a time deviation of 0.0864 seconds per day.

1. 4 correction pulses in OFFM = 0 correspond to -8.680 ppm.
2. 4 correction pulses in OFFM = 1 correspond to -8.138 ppm.
3. Reachable accuracy zone.

Figure 21. Result of offset calibration

7.8.4 Offset interrupts

The generation of interrupts from the offset functions is controlled via the offset interrupt enable bits; OIEA and OIEB. These bits are in registers INTA_enable (address 29h) and INTB_enable (address 2Ah).

Every time a correction pulse is made, an interrupt pulse can be generated at pins $\overline{\text{INTA}}$ and $\overline{\text{INTB}}$. As there is no offset calibration flag, it is only possible to generate pulse interrupts.

See Section 7.9 for interrupt control.

7.9 Interrupts

There are two interrupt output pins, $\overline{\text{INTA}}$ and $\overline{\text{INTB}}$. Both pins have the same possible sources and a dedicated register to control what is output. The pins can be used independently from each other.

$\overline{\text{INTA}}$ data is output on the $\overline{\text{INTA}}$ pin. $\overline{\text{INTA}}$ is an interrupt output pin with an open-drain drive. $\overline{\text{INTA}}$ pin mode is controlled by INTAPM[1:0] bits in the Pin_IO register (Section 7.12).

$\overline{\text{INTB}}$ data is output on TS pin with push-pull drive. The TS pin must first be configured as $\overline{\text{INTB}}$ output by setting TSIO[1:0] bits in the Pin_IO register (Section 7.12).

Interrupts will only be output when the pin mode is correctly defined. Interrupts are output from the IC as active LOW signals.

The registers INTA_enable (address 29h) and INTB_enable (address 2Ah) are used to select which interrupts are output on which pin.

Table 27. $\overline{\text{INTA}}$ and $\overline{\text{INTB}}$ interrupt control bits

Bit	7	6	5	4	3	2	1	0
INTA_enable - $\overline{\text{INTA}}$ pin enable control (address 29h)								
Symbol	ILPA	PIEA	OIEA	A1IEA	A2IEA	TSRIEA	BSIEA	WDIEA
INTB_enable - $\overline{\text{INTB}}$ pin enable control (address 2Ah)								
Symbol	ILPB	PIEB	OIEB	A1IEB	A2IEB	TSRIEB	BSIEB	WDIEB

Table 28. Definition of interrupt control bits

Bit	Symbol		Value	Description
	$\overline{\text{INTA}}$	**$\overline{\text{INTB}}$**		
7	ILPA	ILPB		**Level or pulse mode**
			0 [1]	Interrupt generates a pulse
			1	Interrupt follows flags (permanent signal)
6	PIEA	PIEB		**Periodic interrupt enable**
			0 [1]	No periodic interrupt generated
			1	Periodic interrupt generated
5	OIEA	OIEB		**Offset correction interrupt enable**
			0 [1]	No correction interrupt generated
			1	Interrupt generated from correction
4	A1IEA	A1IEB		**Alarm1 interrupt enable**
			0 [1]	No alarm interrupt generated

Table 28. Definition of interrupt control bits*...continued*

Bit	Symbol		Value	Description
	INTA	**INTB**		
			1	Alarm interrupt generated
3	A2IEA	A2IEB		**Alarm2 interrupt enable**
			0 [1]	No alarm interrupt generated
			1	Alarm interrupt generated
2	TSRIEA	TSRIEB		**Timestamp register interrupt enable**
			0 [1]	No timestamp register interrupt generated
			1	Timestamp register interrupt generated
1	BSIEA	BSIEB		**Battery switch interrupt enable**
			0 [1]	No battery switch interrupt generated
			1	Battery switch interrupt generated
0	WDIEA	WDIEB		**Watchdog interrupt enable**
			0 [1]	No Watchdog interrupt generated
			1	Watchdog interrupt generated

[1]   Default value.

7.9.1 ILPA/ILPB: interrupt level or pulse mode

Interrupts can be configured to generate a pulse or to send a continuous level (permanent signal) which follows the state of the flag.

In pulse mode, an interrupt pulse is generated every time that the selected source triggers.

Triggered means:

- For periodic interrupts, every time a period has elapsed
- For offset correction, every time a correction pulse is initiated
- For alarms, every time the time increments to match the alarm time
- For timestamps, every time a register updates
- For battery switch, every time the IC switches to or from the battery
- For Watchdog, every time the counter reaches the end of its count

The interrupt signal goes active coincidently with the triggering event. The signal is cleared by an internal 128 Hz clock. The internal clock is asynchronous to the triggering event. So, the pulse duration has a minimum period of one 128 Hz cycle and a maximum of two 128 Hz cycles. Interrupt pulses can be shortened by clearing the flag before the end of the pulse period.

Figure 22. Interrupt pulse width

In level mode, the interrupt signal follows the state of the flag. Only interrupts that are enabled affect the pin state. All enabled flags must be cleared for the interrupt signal to be cleared.

The EMON is used only for monitoring **all** flags and can be read back in the minutes register. For details, see Section 7.2.3.

7.9.2 Interrupt enable bits

The remainder of the bits in register INTA_enable (address 29h) and register INTB_enable (address 2Ah) are used to select the destination for interrupt data. For details, see Figure 23.

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet

Rev. 5.4 — 12 December 2025

Document feedback

39 / 102

Figure 23. Interrupt selection

7.10 Oscillator register

Table 29. Oscillator - oscillator control register (address 25h) bit description

Bit	7	6	5	4	3	2	1	0
Symbol	CLKIV	OFFM	12_24	LOWJ	OSCD[1:0]		CL[1:0]	
Section	Section 7.16	Section 7.8	Section 7.10.3	Section 7.10.4	Section 7.10.5		Section 7.10.6	

7.10.1 CLKIV: Invert the clock output

Table 30. CLKIV bit - oscillator control register (address 25h)

Bit	Symbol	Value	Description
7	CLKIV		**Output clock inversion**
		0 [1]	Non-inverting; LOWJ mode affects rising edge
		1	Inverted; LOWJ mode affects falling edge

[1]   Default value.

The clock selected with the COF[2:0] bits (register Function, address 28h) can be inverted. This is intended for use with the low jitter mode, LOWJ. The low jitter mode reduces the jitter for the rising edge of the output clock. If the reduced jitter must be on the falling edge (like when using an open-drain clock output), the CLKIV bit can be used to implement it.

7.10.2 OFFM: Offset calibration mode

See Section 7.8 for a full description of offset calibration.

7.10.3 12_24: 12 hour or 24 hour clock

Table 31. 12_24 bit - oscillator control register (address 25h)

Bit	Symbol	Value	Description
5	12_24		**12 hour or 24 hour mode**
		0 [1]	24 hour mode is selected
		1	12 hour mode is selected

[1]   Default value.

In RTC mode, time counting can be configured for a 24 hour clock or 12 hour clock with the AMPM flag.

This bit is ignored in stop-watch mode.

7.10.4 LOWJ: Low jitter mode

Table 32. LOWJ bit - oscillator control register (address 25h)

Bit	Symbol	Value	Description
4	LOWJ		**Low jitter CLK output bit**
		0 [1]	Normal
		1	Reduced CLK output jitter; increase I$_{DD}$

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet

Rev. 5.4 — 12 December 2025

Document feedback

41 / 102

[1] Default value.

Oscillator circuits suffer from jitter. In particular, ultra low-power oscillators like the one used in the PCF85263A are optimized for power and not jitter. By setting the LOWJ bit, the jitter performance can be improved at the cost of power consumption.

7.10.5 OSCD[1:0]: Quartz oscillator drive control

Table 33. OSCD[1:0] bits - oscillator control register (address 25h)

Bit	Symbol	Value	Description
3 to 2	OSCD[1:0]		**Oscillator drive bit**s
		00 [1]	Normal drive; $R_{S(max)}$: 100 kΩ
		01	Low drive; $R_{S(max)}$: 60 kΩ; reduced I_{DD}
		10, 11	High drive; $R_{S(max)}$: 500 kΩ; increased I_{DD}

[1] Default value.

The oscillator is designed to be used with quartz with a series resistance up to 100 kΩ. It covers the typical range of 32.768 kHz quartz crystals. Series resistance is also referred to as: ESR, motional resistance, or R_S.

A low drive mode is available for low series resistance quartz, which reduces the current consumption.

For very high series resistance quartz, there is a high drive mode. Current consumption increases substantially in this mode.

7.10.6 CL[1:0]: Quartz oscillator load capacitance

Table 34. CL[1:0] bits - oscillator control register (address 25h)

Bit	Symbol	Value	Description
1 to 0	CL[1:0]		**Internal oscillator capacitor selection** for quartz crystals with the corresponding load capacitance of C_L:
		00 [1]	7.0 pF
		01	6.0 pF
		10	12.5 pF
		11	12.5 pF

[1] Default value.

C_L refers to the load capacitance of the oscillator circuit and allows for a certain amount of package and PCB parasitic capacitance. When the oscillator circuit matches the C_L parameter of the quartz, then the frequency offset is zero.

The PCF85263A is designed to operate with quartz with C_L values of 6.0 pF, 7.0 pF, and 12.5 pF.

12.5 pF are generally the cheapest and most widely available, but also require the most power to drive. The circuit also operates with 9.0 pF quartz. However, the offset calibration is needed to compensate. If a 9.0 pF quartz is used, then it is recommended to set C_L to 7.0 pF.

7.11 Battery switch register

This register configures the battery switch-over mode.

Associated with the battery switch-over is the battery switch flag (BSF) in the flags register (for details, see Section 7.14). Whenever the IC switches to battery operation, the flag is set. The flag can only be read when operating from V_{DD} power. However, an interrupt pulse or static LOW signal can be generated whenever switching to a battery. An interrupt pulse can also be generated when switching back to V_{DD} power. Examples are given in Figure 25 and Figure 26.

When switched to battery, the V_{DD} power domain is disabled. This condition means that I^{2}C pins are ignored and CLK output is disabled. Also, Hi-Z, TS pin output mode is disabled and Hi-Z, TS digital input is ignored and may be left floating. TS pin mechanical switch detector is active. $\overline{INTA}$ output is still active for interrupt output and battery switch indication, but disabled for clock output.

Table 35. IO pin behavior in battery mode

IO pin (mode)	V_{DD} operation	V_{BAT} operation
SCL	Active input	Disabled; may be left floating
SDA	Active input/output	Disabled; may be left floating
CLK	Active output	Disabled; Hi-Z
TS (output mode)	Active output	Disabled; Hi-Z
TS (digital input)	Active input	Disabled; may be left floating
TS (mechanical switch input)	Active input	Active input
$\overline{INTA}$	Active output	Active interrupt output

Table 36. Battery_switch - battery switch control (address 26h) bit description

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	-	BSOFF	BSRR	BSM[1:0]		BSTH
Section	-	-	-	Section 7.11.1	Section 7.11.2	Section 7.11.3		Section 7.11.4

7.11.1 BSOFF: Battery switch on/off control

Table 37. BSOFF bit - battery switch control (address 26h) bit description

Bit	Symbol	Value	Description
4	BSOFF		**Battery switch on/off**
		0 [1]	Enable battery switch feature
		1	Disable battery switch feature

[1] Default value.

The battery switch circuit can be disabled when not used. This operation disables the circuit and saves power consumption. When disabled, connect V_{BAT} and V_{DD} together.

7.11.2 BSRR: Battery switch internal refresh rate

Table 38. BSRR bit - battery switch control (address 26h) bit description

Bit	Symbol	Value	Description
3	BSRR		**Battery switch refresh rate**
		0 [1]	Low

Table 38. BSRR bit - battery switch control (address 26h) bit description...*continued*

Bit	Symbol	Value	Description
		1	High

[1]   Default value.

It is a non-user bit and recommended to leave set at default.

7.11.3 BSM[1:0]: Battery switch mode

Table 39. BSM[1:0] bits - battery switch control (address 26h) bit description

Bit	Symbol	Value	Description
2 to 1	BSM[1:0]		**Battery switch mode bits**
		00 [1]	Switching at the V_{th} level
		01	Switching at the V_{BAT} level
		10	Switching at the higher level of V_{th} or V_{BAT}
		11	Switching at the lower level of V_{th} or V_{BAT}

[1]   Default value.

Switching is automatic and controlled by the voltages on the VBAT and VDD pins. There are three modes:

- Compare V_{DD} with an internal reference (V_{th})
- Compare V_{DD} with V_{BAT}
- Compare V_{DD} with an internal reference (V_{th}) and V_{BAT}

The last mode is useful when a rechargeable battery is employed.

Table 40. Battery switch-over modes

BSM[1:0]	Condition	Internal power
00	$V_{DD} > V_{th}$	V_{DD}
	$V_{DD} < V_{th}$	V_{BAT}
01	$V_{DD} > V_{BAT}$	V_{DD}
	$V_{DD} < V_{BAT}$	V_{BAT}
10	$V_{DD} >$ the higher of V_{th} or V_{BAT}	V_{DD}
	$V_{DD} <$ the higher of V_{th} or V_{BAT}	V_{BAT}
11	$V_{DD} >$ the lower of V_{th} or V_{BAT}	V_{DD}
	$V_{DD} <$ the lower of V_{th} or V_{BAT}	V_{BAT}

Due to the nature of the power switch circuit there is a switching hysteresis (for details, see Figure 24 and Table 67).

Figure 24. Threshold voltage switching hysteresis

7.11.3.1 Switching at the V$_{th}$ level, BSM[1:0] = 00

Figure 25. Switching at V$_{th}$

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet

Rev. 5.4 — 12 December 2025

Document feedback

45 / 102

7.11.3.2 Switching at the V$_{BAT}$ level, BSM[1:0] = 01

Figure 26. Switching at V$_{BAT}$

7.11.3.3 Switching at the higher of V$_{BAT}$ or V$_{th}$ level, BSM[1:0] = 10

With this mode, switching takes place when V$_{DD}$ falls below the higher of V$_{th}$ or V$_{BAT}$. In Figure 27, an example is given where the threshold is set to 1.5 V and a single cell battery is connected to VBAT. In this example, switching to the battery voltage takes place when V$_{DD}$ falls below V$_{th}$.

aaa-010426

Figure 27. Switching at the higher of V$_{BAT}$ or V$_{th}$

7.11.3.4 Switching at the lower of V$_{BAT}$ and V$_{th}$ level, BSM[1:0] = 11

With this mode, switching takes place when V$_{DD}$ falls below the lower of V$_{th}$ or V$_{BAT}$. In Figure 28, an example is given where the threshold is set to 1.5 V and a single cell battery is connected to VBAT. In this example, switching to the battery voltage takes place when V$_{DD}$ falls below V$_{BAT}$.

aaa-010429

Figure 28. Switching at the lower of V$_{BAT}$ or V$_{th}$

PCF85263A

Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 5.4 — 12 December 2025

© 2025 NXP B.V. All rights reserved.

Document feedback

47 / 102

7.11.4 BSTH: Threshold voltage control

Table 41. BSTH - battery switch control (address 26h) bit description

Bit	Symbol	Value	Description
0	BSTH		**Battery switch threshold voltage, V$_{th}$**
		0 [1]	V$_{th}$ = 1.5 V
		1	V$_{th}$ = 2.8 V

[1]   Default value.

The threshold for battery switch-over is selectable between two voltages, 1.5 V and 2.8 V.

7.11.5 Battery switch interrupts

The generation of interrupts from the battery switch function is controlled via the battery switch interrupt enable bits; BSIEA and BSIEB. These bits are in registers INTA_enable (address 29h) and INTB_enable (address 2Ah).

The assertion of the flag BSF (register Flags, address 2Bh) can be used to generate an interrupt at pins $\overline{\text{INTA}}$ and $\overline{\text{INTB}}$. The interrupt can be generated as a pulsed signal or alternatively as a permanently active signal, which follows the condition of bit BSF. BSF remains set until cleared by command.

When enabled, interrupts are triggered every time the battery switch circuit switches to either battery or to V$_{DD}$ and even if the BSF is not cleared, an interrupt pulse can be generated.

In addition, the $\overline{\text{INTA}}$ pin can be configured as a battery mode indicator (INTAPM[1:0] = 00). See Section 7.12.6. This mode differs from a general interrupt signal in that it is only controlled by the current battery switch status.

See Section 7.9 for interrupt control.

Remark: $\overline{\text{INTB}}$ pin is only active when the IC is operating from V$_{DD}$.

7.12 Pin_IO register

Table 42. Pin_IO- pin input output control register (address 27h) bit description

Bit	7	6	5	4	3	2	1	0
Symbol	CLKPM	TSPULL	TSL	TSIM	TSPM[1:0]		INTAPM[1:0]	
Section	Section 7.12.1	Section 7.12.2	Section 7.12.3	Section 7.12.5	Section 7.12.4		Section 7.12.6	

This register is used to define the input and output modes of the IC.

7.12.1 CLKPM: CLK pin mode control

Table 43. CLKPM bit - Pin_IO control register (address 27h)

Bit	Symbol	Value	Description
7	CLKPM [1]		**CLK pin mode**
		0 [2]	Enable CLK pin
		1	Disable CLK pin

[1]   CLK pin is not available in all package types.
[2]   Default value.

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet **Rev. 5.4 — 12 December 2025** Document feedback

48 / 102

Setting the CLKPM bit disables the CLK output and forces the pin to drive out a logic 0. Clearing this bit enables the pad to output the selected clock frequency. To see bits COF[2:0] in the function register, see Table 50.

7.12.2 TSPULL: TS pin pullup resistor value

Table 44. TSPULL bit - Pin_IO control register (address 27h)

Bit	Symbol	Value	Description
6	TSPULL		**TS pin pullup resistor value**
		0 [1]	80 kΩ
		1	40 kΩ

[1]   Default value.

Controls the pullup resistor value used in the mechanical switch detector. For applications where there is a large capacitance on the TS pin, for example, from a long connecting cable to the mechanical switch, the pullup resistor value can be halved to improve switch detection.

Using the low-resistance value increases current consumption when the switch is closed, i.e., shorting to V$_{SS}$.

7.12.3 TSL: TS pin level sense

Table 45. TSL bit - Pin_IO control register (address 27h)

Bit	Symbol	Value	Description
5	TSL		**TS pin input sense**
		0 [1]	Active HIGH
		1	Active LOW

[1]   Default value.

The active state of the TS pin can be defined for use as a timestamp trigger and/or as stop control for the time counting. Active HIGH implies a transition from logic 0 to logic 1 is active. Active LOW implies a transition from logic 1 to logic 0 is active.

7.12.4 TSPM[1:0]: TS pin I/O control

Table 46. TSPM[1:0] bits - Pin_IO control register (address 27h)

Bit	Symbol	Value	Description
3 to 2	TSPM[1:0]		**TS pin IO mode**
		00 [1]	Disabled; input can be left floating
		01	$\overline{INTB}$ output; push-pull
		10	CLK output; push-pull
		11	Input mode

[1]   Default value.

These bits control the operation of the TS pin.

1. Not available in all package types.

Figure 29. TS pin

TSIM is only considered when the TS pin is in input mode.

7.12.4.1 TS pin output mode; $\overline{\text{INTB}}$

It is possible to output $\overline{\text{INTB}}$ data on the TS pin. The output is push-pull. No output is available when on V_{BAT}. When on V_{BAT}, the output is Hi-Z.

7.12.4.2 TS pin output mode; CLK

It is possible to output a clock frequency on the TS pin. Clock frequency is selected with the COF[2:0] bits in the function register (Section 7.13). The output is push-pull. No output is available when on V_{BAT}. When on V_{BAT}, the output is Hi-Z.

7.12.4.3 TS pin disabled

When disabled, the pin is Hi-Z and can be left floating.

7.12.5 TSIM: TS pin input type control

Table 47. TSIM bit - Pin_IO control register (address 27h)

Bit	Symbol	Value	Description
4	TSIM		**TS pin input mode**
		0 [1]	CMOS input; reference to V_{DD}; disabled when on V_{BAT}
		1	Mechanical switch mode; active pullup sampled at 16 Hz; operates on V_{DD} and V_{BAT}

[1]   Default value.

In CMOS input mode (TSIM = 0), input is taken directly from the TS pin. The input is conditioned by the setting of TSL. When operating on the battery voltage (V_{BAT}), the input is disabled and is allowed to float.

In mechanical switch detector mode (TSIM = 1), the TS pin is sampled at a rate of 16 Hz for 30.5 µs. At the same time as the sample, a pullup resistor is activated to detect an open pin or a pin shorted to V_{SS}. The input

is referenced to the internal power supply. This mode operates when on V_{DD} or V_{BAT}. The pullup resistor value can be controlled by TSPULL bit in the Pin_IO register (for details, see Section 7.12).

7.12.5.1 TS pin input mode

There are two input types controlled by the TSIM bit. The TS input can be used to generate a timestamp event by configuring timestamp mode bits; TSR2M[2:0] and TSR1M[1:0] bits in the TSR_mode register. For details, see Table 19.

It is also possible to use the TS pin to control the counting of time. This is typically for use with the stop-watch mode where an elapsed time counter function can be implemented. Using the STOPM bit in the Function register (see Table 50) it is possible to control the STOP bit by the TS pin.

7.12.6 INTAPM[1:0]: $\overline{INTA}$ pin mode control

Table 48. INTAPM[1:0] bits - Pin_IO control register (address 27h)

Bit	Symbol	Value	Description
1 to 0	INTAPM[1:0]		**$\overline{INTA}$ pin mode**
		00 [1]	CLK output mode
		01	Battery mode indication
		10	$\overline{INTA}$ output
		11	Hi-Z

[1] Default value.

The $\overline{INTA}$ pin can be used to output three different signals.

Figure 30. $\overline{INTA}$ pin

7.12.6.1 INTAPM[1:0]: INTA

The primary function of the $\overline{INTA}$ pin is to output $\overline{INTA}$ data. $\overline{INTA}$ data is controlled by the bits of the INTA_enable register (for details, see Table 28).

The output is active LOW with an open-drain output. The output is available during V_{DD} and V_{BAT} operation.

7.12.6.2 INTAPM[1:0]: clock data

It is possible to output a clock frequency on the $\overline{INTA}$ pin. Clock frequency is selected with the COF[2:0] bits in the Function register (Section 7.13). The output is active LOW with an open-drain output. The output is available only during V_{DD} operation. The output is Hi-Z when operating from V_{BAT}.

Remark: Clock output is the default state. To save power, it is recommended to disable the clock when not being used. If no clock is required, then set COF[2:0] in the Function register (Section 7.13) to CLK disabled. If clock output is only required on the CLK pin, then set the $\overline{INTA}$ pin to either $\overline{INTA}$ data or battery mode.

PCF85263A

Product data sheet Rev. 5.4 — 12 December 2025 Document feedback

51 / 102

7.12.6.3 INTAPM[1:0]: battery mode indication

It is possible to output the state of the power switch on the $\overline{\text{INTA}}$ pin. The output has an open-drain output. The output is available during V$_{DD}$ and V$_{BAT}$ operation.

Table 49. $\overline{\text{INTA}}$ battery mode

Power supply	$\overline{\text{INTA}}$ pin state
V$_{DD}$	$\overline{\text{INTA}}$ = Hi-Z
V$_{BAT}$	$\overline{\text{INTA}}$ = logic 0

7.13 Function register

Table 50. Function - chip function control register (address 28h) bit description

Bit	7	6	5	4	3	2	1	0
Symbol	100TH	PI[1:0]		RTCM	STOPM	COF[2:0]		
Section	Section 7.13.1	Section 7.13.2		Section 7.13.3	Section 7.13.4	Section 7.13.5		

7.13.1 100TH: 100th seconds mode

Table 51. 100TH bit - Function control register (address 28h)

Bit	Symbol	Value	Description
7	100TH		**100th second mode**
		0 [1]	100th second disabled
		1	100th second enabled

[1] Default value.

The PCF85263A can be configured to count at a resolution of 1 second or 0.01 seconds. In 100th mode, the 100th_seconds register becomes available and the RTC counts at a resolution of 0.01 seconds.

The 256 Hz clock signal is divided by 3 for fourteen 100 Hz periods and then by 2 for eleven 100 Hz periods. This division produces an effective division ratio of 2.56 with a maximum jitter of 3.91 ms. Over twenty-five 100 Hz cycles the jitter is 0 ns.

7.13.2 PI[1:0]: Periodic interrupt

Table 52. PI[1:0] bits - Function control register (address 28h)

Bit	Symbol	Value	Description
6 to 5	PI[1:0]		**Periodic interrupt**
		00 [1]	No periodic interrupt
		01	Once per second
		10	Once per minute
		11	Once per hour

[1] Default value.

The periodic interrupt mode can be used to enable pre-defined timers for generating pulses on the interrupt pin. Interrupts once per second, once per minute or once per hour can be generated.

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet **Rev. 5.4 — 12 December 2025** Document feedback

52 / 102

When disabled, the timers are reset. When enabled, the time to the first pulse is between the chosen period and the chosen period minus 1 seconds.

The timers are not affected by STOP.

When the periodic interrupt triggers, the PIF (PI flag) in the Flags register (Section 7.14) is set.

The flag does not have to be cleared to allow another $\overline{INTA}$ or $\overline{INTB}$ pulse.

The duration of the periodic interrupt is unaffected by offset calibration.

For details, see Section 7.9 for a description of interrupt pulse control and output pins.

7.13.3 RTCM: RTC mode

Table 53. RTCM bit - Function control register (address 28h)

Bit	Symbol	Value	Description
4	RTCM		**RTC mode**
		0 [1]	Real-time clock mode
		1	Stop-watch mode

[1] Default value.

The RTC mode is used to control how the time is counted. When configured as a classic RTC, the time is counted from 100th seconds to years. In stop-watch mode, time is counted from 100th seconds to 999 999 hours.

Table 54. RTC time counting modes

RTCM	Mode	Time counting
0	RTC	100th seconds [1], seconds, minutes, hours, days, weekdays, months, years
1	Stop-watch	100th seconds [1], seconds, minutes, hours (0 hours to 999 999 hours)

[1] Enabled with 100TH bit in the Function register (Section 7.13).

7.13.4 STOPM: STOP mode control

Table 55. STOPM bit - Function control register (address 28h)

Bit	Symbol	Value	Description
3	STOPM		**STOP mode**
		0 [1]	RTC stop is controlled by STOP bit only
		1	RTC stop is controlled by STOP bit or TS pin

[1] Default value.

The STOP register bit in the Oscillator register (Section 7.10) is used to stop the counting of time in both RTC mode and stop-watch mode. Stopping of the oscillator can also be controlled from the TS pin. The TS pin must first be configured as an input by TSPM[1:0] bits, then selected for active HIGH or active LOW by the TSL bits.

Table 56. Oscillator stop control when STOPM = 1

STOP bit [1]	TSL	TS pin [2]	Oscillator state	Description
0	0	0	Running	TS pin active HIGH
		1	Stopped	

PCF85263A
All information provided in this document is subject to legal disclaimers.
© 2025 NXP B.V. All rights reserved.

Product data sheet
Rev. 5.4 — 12 December 2025
Document feedback
53 / 102

Table 56. Oscillator stop control when STOPM = 1...*continued*

STOP bit [1]	TSL	TS pin [2]	Oscillator state	Description
	1	0	Stopped	TS pin active LOW
		1	Running	
1	-	-	Stopped	TS pin ignored

[1] Refer to the Oscillator register (Section 7.10).
[2] TSPM[1:0] = 11.

7.13.5 COF[2:0]: Clock output frequency

Table 57. COF[2:0] bits - Function control register (address 28h)

Bit	Symbol	Value	Frequency selection (Hz)		
			CLK pin	TS pin	INTA pin
2 to 0	COF[2:0]	000 [1]	32 768	32 768	32 768
		001	16 384	16 384	16 384
		010	8 192	8 192	8 192
		011	4 096	4 096	4 096
		100	2 048	2 048	2 048
		101	1 024	1 024	1 024
		110	1	1	1
		111	Static LOW	Static LOW	Hi-Z

[1] Default value.

A programmable square wave is available at pin CLK. Operation is controlled by the COF[2:0] bits. Frequencies of 32.768 kHz (default) down to 1 Hz can be generated for use as a system clock, microcontroller clock, input to a charge pump, or for calibration of the oscillator.

Pin CLK is a push-pull output and enabled at power on. Pin CLK can be disabled by setting CLKPM = 1 in the Pin_IO register (Section 7.12). When disabled, the CLK pin is LOW.

The selected clock frequency may also be output on the TS pin and the INTA pin. The CLKIV bit may be used to invert the clock output. CLKIV does not invert for the setting COF[2:0] = 111.

The duty cycle of the selected clock is not controlled. However, due to the nature of the clock generation, all clock frequencies except 32.768 kHz have a duty cycle of 50:50.

Table 58. Clock duty cycles

COF[2:0]	Frequency (Hz)	Typical duty cycle [1]
000 [2]	32 768	60 : 40 to 40 : 60
001	16 384	50 : 50
010	8 192	50 : 50
011	4 096	50 : 50
100	2 048	50 : 50
101	1 024	50 : 50
110	1 [3]	50 : 50

PCF85263A
All information provided in this document is subject to legal disclaimers.
© 2025 NXP B.V. All rights reserved.

Product data sheet
Rev. 5.4 — 12 December 2025
Document feedback
54 / 102

Table 58. Clock duty cycles...*continued*

COF[2:0]	Frequency (Hz)	Typical duty cycle [1]
111	Static	-

[1] Duty cycle definition: % HIGH-level time: % LOW-level time.
[2] Default values. The duty cycle of the CLKOUT when outputting 32,768 Hz could change from 60:40 to 40:60 depending on the detector since the 32,768 Hz is derived from the oscillator output, which is not perfect. It could change from device-to-device and it depends on the silicon diffusion. There is nothing that can be done from outside the chip to influence the duty cycle.
[3] 1 Hz clock pulses are not affected by offset correction pulses.

7.14 Flags register

Table 59. Flags - Flag status register (address 2Bh) bit description

Bit	Symbol	Flag name	Value	Description
7	PIF	Periodic Interrupt Flag Section 7.13.2	0 [1]	Read: periodic interrupt flag inactive
				Write: periodic interrupt flag is cleared
			1	Read: periodic interrupt flag active
				Write: periodic interrupt flag remains unchanged
6	A2F	Alarm2 Flag Section 7.4	0 [1]	Read: alarm2 flag inactive
				Write: alarm2 flag is cleared
			1	Read: alarm2 flag active
				Write: alarm2 flag remains unchanged
5	A1F	Alarm1 Flag Section 7.4	0 [1]	Read: alarm1 flag inactive
				Write: alarm1 flag is cleared
			1	Read: alarm1 flag active
				Write: alarm1 flag remains unchanged
4	WDF	Watchdog Flag Section 7.5	0 [1]	Read: Watchdog flag inactive
				Write: Watchdog flag is cleared
			1	Read: Watchdog flag active
				Write: Watchdog flag remains unchanged
3	BSF	Battery Switch Flag Section 7.11	0 [1]	Read: battery switch flag inactive
				Write: battery switch flag is cleared
			1	Read: battery switch flag active
				Write: battery switch flag remains unchanged
2	TSR3F	Timestamp Register 3 event Flag Section 7.7	0 [1]	Read: timestamp register 3 flag inactive
				Write: timestamp register 3 flag is cleared
			1	Read: timestamp register 3 flag active
				Write: timestamp register 3 flag remains unchanged
1	TSR2F	Timestamp Register 2 event Flag Section 7.7	0 [1]	Read: timestamp register 2 flag inactive
				Write: timestamp register 2 flag is cleared
			1	Read: timestamp register 2 flag active
				Write: timestamp register 2 flag remains unchanged

PCF85263A
All information provided in this document is subject to legal disclaimers.
© 2025 NXP B.V. All rights reserved.

Product data sheet
Rev. 5.4 — 12 December 2025
Document feedback
55 / 102

Table 59. Flags - Flag status register (address 2Bh) bit description...*continued*

Bit	Symbol	Flag name	Value	Description
0	TSR1F	Timestamp Register 1 event Flag Section 7.7	0 [1]	Read: timestamp register 1 flag inactive
				Write: timestamp register 1 flag is cleared
			1	Read: timestamp register 1 flag active
				Write: timestamp register 1 flag remains unchanged

[1]   Default value.

The flags are set by their respective function. A full description can be found there. All flags behave the same way. They are set by some function of the IC and remain set until overwritten by a command. It is possible to clear flags individually. To prevent one flag being overwritten while clearing another, a logic AND is performed during a write access. All flags are combined to generate an event monitoring signal called EMON. EMON is described in Section 7.2.3 and can be read as the MSB of minutes register.

7.15 Reset register

Table 60. Reset - software reset control (address 2Fh) bit description

Bit	7	6	5	4	3	2	1	0
Symbol	CPR	0	1	0	SR	1	0	CTS
Section	Section 7.15.2				Section 7.15.1			Section 7.15.3

For a:

- Software reset (SR), 0010 1100 (2Ch) must be sent to register Reset (address 2Fh). A software reset also triggers CPR and CTS.
- Clear prescaler (CPR), 1010 0100 (A4h) must be sent to register Reset (address 2Fh).
- Clear timestamp (CTS),0010 0101 (25h) must be sent to register Reset (address 2Fh).

It is possible to combine CPR and CTS by sending 1010 0101 (A5h).

Remark: Any other value sent to this register is ignored.

7.15.1 SR: Software reset

A reset is automatically generated at power on. A reset can also be initiated with the software reset command.

Figure 31. Software reset command

The PCF85263A resets to the following conditions:

Mode: Real-time clock, 100th second off

Time: 00:00:00.00

Date: 2000.01.01

Weekday: Saturday

Battery switch: On, switching on the lower threshold voltage

Oscillator: C_L = 7 pF

Pins: $\overline{\text{INTA}}$ = 32 kHz output, CLK = 32 kHz output, TS = disabled

In the reset state, all registers are set according to Table 61.

Table 61. Registers reset values
Registers labeled as - remain unchanged.

Address	Register name	Bit							
		7	6	5	4	3	2	1	0
00h	100TH_seconds	0	0	0	0	0	0	0	0
01h	Seconds	1	0	0	0	0	0	0	0
02h	Minutes	0	0	0	0	0	0	0	0
03h	Hours	0	0	0	0	0	0	0	0
04h	Days	0	0	0	0	0	0	0	1
05h	Weekdays	0	0	0	0	0	1	1	0
06h	Months	0	0	0	0	0	0	0	1
07h	Years	0	0	0	0	0	0	0	0
08h	Second_alarm1 / Second_alm1	-	-	-	-	-	-	-	-
09h	Minute_alarm1 / Minute_alm1	-	-	-	-	-	-	-	-
0Ah	Hour_alarm1 / Hr_xx_xx_00_alm1	-	-	-	-	-	-	-	-
0Bh	Day_alarm1 / Hr_xx_00_xx_alm1	-	-	-	-	-	-	-	-
0Ch	Month_alarm1 / Hr_00_xx_xx_alm1	-	-	-	-	-	-	-	-
0Dh	Minute_alarm2 / Minute_alm2	-	-	-	-	-	-	-	-
0Eh	Hour_alarm2 / Hr_xx_00_alm2	-	-	-	-	-	-	-	-
0Fh	Weekday_alarm2 / Hr_00_xx_alm2	-	-	-	-	-	-	-	-
10h	Alarm enables	0	0	0	0	0	0	0	0

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet

Rev. 5.4 — 12 December 2025

Document feedback

57 / 102

Table 61. Registers reset values...*continued*
Registers labeled as - remain unchanged.

Address	Register name	Bit							
		7	6	5	4	3	2	1	0
11h to 16h	Timestamp 1	0	0	0	0	0	0	0	0
17h to 1Ch	Timestamp 2	0	0	0	0	0	0	0	0
1Dh to 22h	Timestamp 3	0	0	0	0	0	0	0	0
23h	Timestamp_mode	0	0	0	0	0	0	0	0
24h	Offset	0	0	0	0	0	0	0	0
25h	Oscillator	0	0	0	0	0	0	0	0
26h	Battery_switch	0	0	0	0	0	0	0	0
27h	Pin_IO	0	0	0	0	0	0	0	0
28h	Function	0	0	0	0	0	0	0	0
29h	INTA_enable	0	0	0	0	0	0	0	0
2Ah	INTB_enable	0	0	0	0	0	0	0	0
2Bh	Flags	0	0	0	0	0	0	0	0
2Ch	RAM_byte	0	0	0	0	0	0	0	0
2Dh	Watchdog	0	0	0	0	0	0	0	0
2Fh	Reset	0	0	0	0	0	0	0	0

7.15.2 CPR: Clear prescaler

To set the time for RTC mode accurately or to clear the time in stop-watch mode, the clear prescaler instruction is needed.

Before sending this instruction, it is recommended to first set *stop* either by the STOP bit or by the TS pin (see STOPM bit).

For details, see the STOP definition for an explanation on using this instruction.

7.15.3 CTS: Clear timestamp

The timestamp registers (address 11h to 22h) can be set to all 0 with this instruction.

7.16 Stop_enable register

Table 62. Stop_enable - control of STOP bit (address 2Eh)

Bit	Symbol	Value	Description
7 to 1	-	0000 000	Not used
0	STOP		**STOP bit**
		0 [1]	RTC clock runs
		1	RTC clock is stopped

[1]   Default value.

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet

Rev. 5.4 — 12 December 2025

Document feedback

58 / 102

The STOP bit stops the time from counting in both RTC mode and stop-watch mode. For RTC mode, STOP is useful to set the time accurately. For stop-watch mode, it is the start/stop control for the watch.

The counter can also be controlled from the TS pin by configuring STOPM in the Function register (Section 7.13). The internal *stop* signal is a combination of STOP and the TS pin state.

Table 63. Counter stop signal

STOP bit	TS pin [1] [2]	*stop* signal	Counter
1	-	1	Stopped
-	1	1	Stopped
0	0	0	Running

[1]   It requires STOPM and TSPM[1:0] to be configured.
[2]   TSL = 0 (active HIGH) (Pin_IO register, address 27h).

1. *stop* is a combination of the STOP register bit and the TS pin when programmed for stop control.

Figure 32. CPR and STOP bit functional diagram

The *stop* signal blocks the 8.192 kHz clock from generating system clocks and freezes the time. In this state, the prescaler can be cleared with the CPR command in the Resets register (Section 7.15).

Remark: The output of clock frequencies is not affected.

The time circuits can then be set and do not increment until the STOP bit is released.

The *stop* acts on the 8.192 kHz signal. And because the I²C-bus or TS pin input is asynchronous to the crystal oscillator, the accuracy of restarting the time circuits is between zero and one 8.192 kHz cycle (see Figure 33).

Figure 33. STOP release timing

The first increment of the time circuits is between 0 s and 122 µs after STOP is released.

The flow for accurately setting the time in RTC mode is:

• Start an I²C access at register 2Eh
• Set the STOP bit

- Send CPR instruction
- The address counter rolls over to address 00h
- Set time (100th seconds, seconds to years)
- End I^{2}C access
- Wait for an external time reference to indicate the start of time counting
- Start an I^{2}C access at register 2Eh
- Clear STOP bit (time starts counting from now)
- End I^{2}C access

The flow for resetting time in stop-watch mode is:

- Start an I^{2}C access at register 2Eh
- Set the STOP bit
- Send CPR instruction
- The address counter rolls over to address 00h
- Set the time to 000000:00:00.00
- End I^{2}C access

8 I^{2}C-bus interface

The I^{2}C-bus is for bidirectional, two-line communication between different ICs. The two lines are a Serial DAta line (SDA) and a Serial CLock line (SCL). Both lines must be connected to a positive supply via a pullup resistor. Data transfer can be initiated only when the bus is not busy. Both data and clock lines remain HIGH when the bus is not busy. The PCF85263A acts as a target receiver when being written to and as a target transmitter when being read from.

Remark: When on V$_{BAT}$ power, the interface is not accessible.

aaa-010487

Figure 34. I^{2}C read and write protocol

aaa-010489

Figure 35. I^{2}C read and write signaling

8.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse, as changes in the data line during this time are interpreted as STOP or START conditions.

8.2 START and STOP conditions

A HIGH-to-LOW transition of the data line while the clock is HIGH, is defined as the START condition - S.

A LOW-to-HIGH transition of the data line while the clock is HIGH, is defined as the STOP condition - P (for details, see Figure 35).

8.3 Acknowledge

Each byte of 8 bits is followed by an acknowledge cycle. An acknowledge is defined as logic 0. A not-acknowledge is defined as logic 1.

When written to, the target will generate an acknowledge after the reception of each byte. After the acknowledge, another byte can be transmitted. It is also possible to send a STOP or START condition.

When read from, the controller receiver must generate an acknowledge after the reception of each byte. When the controller receiver no longer requires bytes to be the transmitter, it must generate a not-acknowledge. After the not-acknowledge, either a STOP or START condition must be sent.

A detailed description of the I^{2}C-bus specification is given in ref.[8].

9 Interface protocol

The PCF85263A uses the I^{2}C interface for data transfer. The interface protocol determines the interpretation of the data.

9.1 Write protocol

After the I^{2}C target address is transmitted, the PCF85263A requires that the register address pointer is defined. It can take the value 00h to 2Fh. Values outside that range results in the transfer being ignored. However, the target still responds with acknowledge pulses.

After the register address is transmitted, write data is transmitted. The minimum number of data write bytes is 0 and the maximum number is unlimited. After each write, the address pointer increments by one. After address 2Fh, the address pointer will roll over to 00h.

- I^{2}C START condition
- I^{2}C target address + write
- Register address
- Write data
- Write data
- :
- Write data
- I^{2}C STOP condition (An I^{2}C RE-START condition is also possible)

9.2 Read protocol

When reading the PCF85263A, reading starts at the current position of the address pointer. The address pointer for read data must first be defined by a write sequence.

- I^{2}C START condition
- I^{2}C target address + write
- register address
- I^{2}C STOP condition (An I^{2}C RE-START condition is also possible)

After setting the address pointer, a read can be executed. After the I^{2}C target address is transmitted, the PCF85263A will immediately output read data. After each read, the address pointer increments by one. After address 2Fh, the address pointer will roll over to 00h.

- I^{2}C START condition
- I^{2}C target address + read
- Read data (controller sends acknowledge bit)
- Read data (controller sends acknowledge bit)
- :
- Read data (controller sends **not**-acknowledge bit)
- I^{2}C STOP condition (An I^{2}C RE-START condition is also possible)

The controller must indicate that the last byte has been read by generating a not-acknowledge after the last read byte.

9.3 Target addressing

9.3.1 Target address

One I^{2}C-bus target address (1010 001) is reserved for the PCF85263A. The entire I^{2}C-bus target address byte is shown in Table 64.

Table 64. I^{2}C target address byte

	Target address							
Bit	7 MSB	6	5	4	3	2	1	0 LSB
	1	0	1	0	0	0	1	R/$\overline{W}$

After a START condition, the I^{2}C target address has to be sent to the PCF85263A device.

The target address can also be written in a hexadecimal format:

- A2h - Write target address
- A3h - Read target address

PCF85263A

Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 5.4 — 12 December 2025

© 2025 NXP B.V. All rights reserved.

Document feedback

64 / 102

10 Application design-in information

In this application, stop-watch mode is used to implement an elapsed time counter. The TS pin is used with a mechanical switch to start and stop the time. Each time the time is stopped, timestamp2 is loaded with the current time and an interrupt is generated on the $\overline{INTA}$ pin.

Figure 36. Application example

The RTC must be configured correctly for this mode of operation. Outlined in Table 65 are the settings needed for this mode.

In addition, the time must be set and any other configurations, like battery switch-over and quartz oscillator driving mode, which depend on the application.

The sampler circuit shown in Figure 36 holds invalid data until the mechanical switch detector mode is enabled. It then requires a minimum of one sample period to initialize to the current TS pin level. Enable the mechanical detector mode on the TS pin at least 62.5 ms before enabling the TS event mode. Failure to do so can result in a false first event.

Table 65. Application configuration

Register	Section	Bit(s)	State	Comment
Pin_IO	Section 7.12	TSPM[1:0]	11	TS pin in input mode
Pin_IO	Section 7.12	TSIM	1	Select mechanical switch mode
Pin_IO	Section 7.12	TSL	1	TS pin input is active LOW
Function	Section 7.13	STOPM	1	Allow TS pin to control STOP
		TSRIEA	1	Allow timestamps to create interrupts

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet

Rev. 5.4 — 12 December 2025

Document feedback

65 / 102

Table 65. Application configuration...*continued*

Register	Section	Bit(s)	State	Comment
		ILPA	0	Generate interrupt pulses
TSR_mode	Section 7.12	TSR2M[2:0]	101	Last event mode for timestamp2
Pin_IO	Section 7.12	INTAPM[1:0]	10	Output interrupt on $\overline{\text{INTA}}$

Figure 37 shows the waveforms that can be expected. *sample clock*, *vdd_int*, and *stop* are internal nodes. *vdd_int* is the supply operating the IC and is either V_{DD} or V_{BAT}, depending on the state of the battery switch-over.

Figure 37. Application example timing

- At and before t1, SW1 is open (TS pin floating). The TS pin is sampled and the internal pullup resistor pulls the pin HIGH to *vdd_int*. No action is taken by the IC.
- At t2, SW1 is still open. No action is taken by the IC.
- At t3, SW1 closes. The TS pin is now shorted to V_{SS}. The TS pin has not been sampled yet, so no action is taken by the IC.
- At t4, SW1 is closed. The internal pullup resistor is enabled, but the TS pin remains LOW. The pin is then sampled and the LOW level detected. As the TSL bit was set for active LOW detection, the HIGH-LOW transition of TS pin sampled triggers an event.
  STOPM mode was configured to allow the TS pin to stop the time counting. As the TSL bit was set for active LOW, time counting stops when the TS pin is LOW.
  Timestamp register 2 was configured to take a copy of the time on an event of the TS pin. Therefore, TSR2 loads the time t4. TSR2F is also set.
  $\overline{\text{INTA}}$ was configured to generate an interrupt when TSR2 loads a new time. Therefore, an interrupt pulse is seen on $\overline{\text{INTA}}$.
- At t5, SW1 is opened. No action is taken by the IC.
- At t6, SW1 is open. The internal pullup is active and the TS pin raises to *vdd_int* level. The HIGH level is sampled and causes the *stop* signal to be released and time starts counting again.

PCF85263A
All information provided in this document is subject to legal disclaimers.
© 2025 NXP B.V. All rights reserved.

Product data sheet
Rev. 5.4 — 12 December 2025
Document feedback
66 / 102

11   Internal circuitry

Figure 38 shows the internal view of device diode protection for PCF85263A.

Figure 38. Device diode protection diagram of PCF85263A

12 Safety notes

CAUTION	
	This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices. Such precautions are described in the *ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A* or equivalent standards.

13 Limiting values

Table 66. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V_{DD}	Supply voltage			-0.5	+6.5	V
I_{DD}	Supply current			-50	+50	mA
V_{BAT}	Battery supply voltage			-0.5	+6.5	V
I_{BAT}	Battery supply current			-50	+50	mA
V_I	Input voltage	On pins SCL, SDA, OSCI, TS		-0.5	+6.5	V
V_O	Output voltage			-0.5	+6.5	V
I_I	Input current	At any input		-10	+10	mA
I_O	Output current	At any output		-10	+10	mA
P_{tot}	Total power dissipation			-	300	mW
V_{ESD}	Electrostatic discharge voltage	HBM	[1]	-	±3500	V
		CDM	[2]			
		PCF85263AT		-	±1000	V
		PCF85263ATL		-	±1750	V
		PCF85263ATT		-	±1000	V
		PCF85263ATT1		-	±2000	V
		PCF85263AUK		-	±1000	V
I_{lu}	Latch-up current		[3]	-	200	mA
T_{stg}	Storage temperature		[4]	-65	+150	°C
T_{amb}	Ambient temperature	Operating device		-40	+85	°C

[1] Pass level; Human Body Model (HBM) according to ref.[1].
[2] Pass level; Charged-Device Model (CDM), according to ref.[2].
[3] Pass level; latch-up testing, according to ref.[3] at maximum ambient temperature ($T_{amb(max)}$).
[4] According to the store and transport requirements (see ref.[9]) the devices have to be stored at a temperature of +8 °C to +45 °C and a humidity of 25 % to 75 %.

PCF85263A
Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 5.4 — 12 December 2025

© 2025 NXP B.V. All rights reserved.

Document feedback
69 / 102

14 Characteristics

Table 67. Characteristics

V_{DD} = 0.9 V to 5.5 V; V_{SS} = 0 V; T_{amb} = -40 °C to +85 °C; f_{osc} = 32.768 kHz; quartz R_s = 60 kΩ; C_L = 7 pF; all registers in reset state; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
Supplies							
V_{DD}	Supply voltage	Interface inactive; f_{SCL} = 0 Hz	[1]	0.9	-	5.5	V
		Interface active; f_{SCL} = 400 kHz	[2]	1.8	-	5.5	V
V_{BAT}	Battery supply voltage		[1]	0.9	-	5.5	V
I_{DD}	Supply current	CLKOUT disabled; V_{DD} = 3.3 V; interface inactive; f_{SCL} = 0 Hz	[3]				
		Battery switch enabled					
		T_{amb} = 25 °C		-	320	480	nA
		T_{amb} = 50 °C		-	370	550	nA
		T_{amb} = 85 °C		-	590	885	nA
		Battery switch disabled	[4]				
		T_{amb} = 25 °C		-	280	420	nA
		T_{amb} = 50 °C		-	330	500	nA
		T_{amb} = 85 °C		-	550	825	nA
		CLKOUT disabled; V_{DD} = 3.3 V; interface active; f_{SCL} = 400 kHz		-	10	-	µA
$I_{L(BAT)}$	Battery leakage current	$V_{DD} \geq V_{BAT}$		-	-	10	nA
		$V_{DD} < V_{BAT}$		-	-	100	nA
Reference voltage							
V_{th}	Threshold voltage	HIGH falling V_{DD}		2.4	2.6	2.8	V
		HIGH rising V_{DD}		2.5	2.7	2.95	V
		LOW falling V_{DD}		1.3	1.4	1.5	V
		LOW rising V_{DD}		1.37	1.47	1.6	V
		Reference voltage hysteresis		-	±50	-	mV
Inputs [5]							
V_I	Input voltage			-0.5	-	+5.5	V
V_{IL}	LOW-level input voltage			-0.5	-	+0.3V_{DD}	V
V_{IH}	HIGH-level input voltage			0.7V_{DD}	-	5.5	V
I_{LI}	Input leakage current	V_I = V_{SS} or V_{DD}		-	0	-	µA
		Post ESD event		-0.5	-	+0.5	µA
C_i	Input capacitance		[6]	-	-	7	pF
$R_{PU(TS)}$	Pullup resistance on pin TS	80 kΩ mode	[7]	68	80	92	kΩ

PCF85263A

Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 5.4 — 12 December 2025

Table 67. Characteristics...*continued*

V_{DD} = 0.9 V to 5.5 V; V_{SS} = 0 V; T_{amb} = -40 °C to +85 °C; f_{osc} = 32.768 kHz; quartz R_s = 60 kΩ; C_L = 7 pF; all registers in reset state; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
		40 kΩ mode	[7]	36	40	64	kΩ
Outputs							
V_{OH}	HIGH-level output voltage	On pin CLK, TS		0.8V_{DD}	-	V_{DD}	V
V_{OL}	LOW-level output voltage	On pins SDA, $\overline{INTA}$, CLK, TS		V_{SS}	-	0.2V_{DD}	V
I_{OH}	HIGH-level output current	Output source current; V_{OH} = 2.9 V; V_{DD} = 3.3 V; on pin CLK, TS		1	3	-	mA
I_{OL}	LOW-level output current	Output sink current; V_{OL} = 0.4 V; V_{DD} = 3.3 V					
		On pin SDA		3	8.5	-	mA
		On pin $\overline{INTA}$		2	6	-	mA
		On pin CLK		1	3	-	mA
		On pin TS		1	3	-	mA
Oscillator							
$\Delta f_{osc}/f_{osc}$	Relative oscillator frequency variation	ΔV_{DD} = 200 mV; T_{amb} = 25 °C		-	0.075	-	ppm
t_{jit}	Jitter time	LOWJ = 0	[8]	-	50	-	ns
		LOWJ = 1		-	25	-	ns
$C_{L(itg)}$	Integrated load capacitance	On pins OSCO, OSCI; V_{DD} = 3.3 V	[9]				
		C_L = 6 pF		4.8	6	7.2	pF
		C_L = 7 pF		5.6	7	8.4	pF
		C_L = 12.5 pF		10	12.5	15	pF
R_s	Series resistance	Of the quartz; normal drive	[10]	-	60	100	kΩ

[1] For reliable oscillator startup at power on, use V_{DD} greater than 1.2 V. If powered up at 0.9 V the oscillator starts but it can be a bit slow, especially if at high temperature. Normally the power supply is not 0.9 V at startup and only comes at the end of battery discharge. V_{DD} min of 0.9 V is specified so that the customer can calculate how large a battery or capacitor they need for their application. V_{DD} min of 1.2 V or greater is needed to ensure speedy oscillator startup time.

[2] 400 kHz I^{2}C operation is production tested at 1.8 V. The design methodology allows I^{2}C operation at 1.8 V - 5 % (1.71 V) which has been verified during product characterization on a limited number of devices.

[3] Measured after reset and CLK disabled, the level of inputs is V_{DD} or V_{SS}.

[4] Measured after reset, CLK disabled, battery switch disabled and level of inputs is V_{DD} or V_{SS}.

[5] The I^{2}C-bus interface of PCF85263A is 5 V tolerant.

[6] Implicit by design.

[7] See Table 44.

[8] See Table 32.

[9] Integrated load capacitance, $C_{L(itg)}$, is a calculation of C_{OSCI} and C_{OSCO} in series.

$$C_{L(itg)} = \frac{(C_{OSCI}C_{OSCO})}{(C_{OSCI}+C_{OSCO})}$$

[10] See Table 33.

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet **Rev. 5.4 — 12 December 2025** Document feedback

71 / 102

T_{amb} = 25 °C; CLKOUT disabled
1. V_{DD} = 5.0 V
2. V_{DD} = 3.3 V

Figure 39. Typical I$_{DD}$ with respect to f$_{SCL}$

$C_{L(itg)}$ = 7 pF; CLKOUT disabled; battery switched on
1. V_{DD} = 5 V
2. V_{DD} = 3.3 V

Figure 40. Typical I$_{DD}$ as a function of temperature

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet

Rev. 5.4 — 12 December 2025

Document feedback

72 / 102

T_{amb} = 25 °C; f_{CLKOUT} = 32 768 Hz
1. 47 pF CLKOUT load
2. 22 pF CLKOUT load
3. 0 pF CLKOUT load

T_{amb} = 25 °C; CLKOUT disabled
1. $C_{L(itg)}$ = 12.5 pF
2. $C_{L(itg)}$ = 7 pF
3. $C_{L(itg)}$ = 6 pF

Figure 41. Typical I$_{DD}$ with respect to V$_{DD}$

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet

Rev. 5.4 — 12 December 2025

Document feedback

73 / 102

aaa-010607

T_{amb} = 25 °C
1. $C_{L(itg)}$ = 12.5 pF
2. $C_{L(itg)}$ = 6 pF
3. $C_{L(itg)}$ = 7 pF

Figure 42. Oscillator frequency variation with respect to V_{DD}

Table 68. I^{2}C-bus characteristics

V_{DD} = 1.8 V to 5.5 V; V_{SS} = 0 V; T_{amb} = -40 °C to +85 °C; f_{osc} = 32.768 kHz; quartz R_s = 60 kΩ; C_L = 7 pF; unless otherwise specified. All timing values are valid within the operating supply voltage and temperature range and referenced to V_{IL} and V_{IH} with an input voltage swing of V_{SS} to V_{DD}.[1]

Symbol	Parameter	Conditions		Min	Max	Unit
C_b	Capacitive load for each bus line			-	400	pF
f_{SCL}	SCL clock frequency		[2]	0	400	kHz
$t_{HD;STA}$	Hold time (repeated) START condition			0.6	-	µs
$t_{SU;STA}$	Set-up time for a repeated START condition			0.6	-	µs
t_{LOW}	LOW period of the SCL clock			1.3	-	µs
t_{HIGH}	HIGH period of the SCL clock			0.6	-	µs
t_r	rRse time of both SDA and SCL signals			20	300	ns
t_f	Fall time of both SDA and SCL signals		[3] [4]	20 × (V_{DD} / 5.5 V)	300	ns
t_{BUF}	Bus free time between a STOP and START condition			1.3	-	µs
$t_{SU;DAT}$	Data set-up time			100	-	ns

PCF85263A
Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 5.4 — 12 December 2025

© 2025 NXP B.V. All rights reserved.

Document feedback

74 / 102

Table 68. I^{2}C-bus characteristics...*continued*

V_{DD} = 1.8 V to 5.5 V; V_{SS} = 0 V; T_{amb} = -40 °C to +85 °C; f_{osc} = 32.768 kHz; quartz R_s = 60 kΩ; C_L = 7 pF; unless otherwise specified. All timing values are valid within the operating supply voltage and temperature range and referenced to V_{IL} and V_{IH} with an input voltage swing of V_{SS} to V_{DD}.[1]

Symbol	Parameter	Conditions	Min	Max	Unit
$t_{HD;DAT}$	Data hold time		0	-	ns
$t_{SU;STO}$	Set-up time for STOP condition		0.6	-	µs
$t_{VD;DAT}$	Data valid time		0	0.9	µs
$t_{VD;ACK}$	Data valid acknowledge time		0	0.9	µs
t_{SP}	Pulse width of spikes that must be suppressed by the input filter		0	50	ns

[1] A detailed description of the I^{2}C-bus specification is given in ref.[8].

[2] I^{2}C-bus access time between two STARTs or between a START and a STOP condition to this device must be less than one second.

[3] A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the $V_{IH(min)}$ of the SCL signal) to bridge the undefined region of the falling edge of SCL.

[4] The maximum t_f for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t_f is specified at 250 ns. This configuration allows series protection resistors to be connected in between the SDA and SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t_f.

Figure 43. I^{2}C-bus timing diagram; rise and fall times refer to 30 % and 70 %

PCF85263A

Product data sheet
Rev. 5.4 — 12 December 2025
Document feedback
75 / 102

15 Application information

The data sheet values in Figure 44 were obtained using a crystal with an ESR of 60 kΩ. If a crystal with an ESR of 70 kΩ is used, then the power consumption increases by a few nA and the startup time increases slightly.

Figure 44. Application diagram for PCF85263A

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet

Rev. 5.4 — 12 December 2025

Document feedback

76 / 102

16 Test information

16.1 Quality information

UL Component Recognition	
	This (component or material) is Recognized by UL. Representative samples of this component have been evaluated by UL and meet applicable UL requirements.

17 Package outline

SO8: plastic small outline package; 8 leads; body width 3.9 mm   **SOT96-1**

DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A$_1$	A$_2$	A$_3$	b$_p$	c	D$^{(1)}$	E$^{(2)}$	e	H$_E$	L	L$_p$	Q	v	w	y	Z$^{(1)}$	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069	0.010 0.004	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.20 0.19	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	

Notes

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT96-1	076E03	MS-012				~~99-12-27~~ 03-02-18

Figure 45. Package outline SOT96-1 (SO8), PCF85263AT

PCF85263A

Product data sheet

Rev. 5.4 — 12 December 2025

Document feedback

78 / 102

DFN2626-10: plastic thermal enhanced extremely thin small outline package; no leads; 10 terminals; body 2.6 x 2.6 x 0.5 mm SOT1197-1

terminal 1 index area

detail X

terminal 1 index area

scale

Dimensions

Unit[1]		A	A₁	A₃	b	D	Dₕ	E	Eₕ	e	e₁	k	L	v	w	y	y₁
mm	max	0.5	0.05		0.30	2.7	2.20	2.7	1.30				0.40				
	nom			0.127	0.25	2.6	2.15	2.6	1.25	0.5	2		0.35	0.1	0.05	0.05	0.05
	min		0.00		0.20	2.5	2.10	2.5	1.20			0.2	0.30				

Note

1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.

sot1197-1_po

Outline version	References				European projection	Issue date
	IEC	JEDEC	JEITA			
SOT1197-1	- - -	- - -	- - -			~~11-01-20~~ 12-09-16

Figure 46. Package outline SOT1197-1 (DFN2626-10), PCF85263ATL

TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm　　　　**SOT505-1**

DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A₁	A₂	A₃	bₚ	c	D⁽¹⁾	E⁽²⁾	e	HₑE	L	Lₚ	v	w	y	Z⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.45 0.25	0.28 0.15	3.1 2.9	3.1 2.9	0.65	5.1 4.7	0.94	0.7 0.4	0.1	0.1	0.1	0.70 0.35	6° 0°

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT505-1						~~99-04-09~~ 03-02-18

Figure 47. Package outline SOT505-1 (TSSOP8), PCF85263ATT

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet

Rev. 5.4 — 12 December 2025

Document feedback

80 / 102

TSSOP10: plastic thin shrink small outline package; 10 leads; body width 3 mm **SOT552-1**

DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A$_1$	A$_2$	A$_3$	b$_p$	c	D$^{(1)}$	E$^{(2)}$	e	H$_E$	L	L$_p$	v	w	y	Z$^{(1)}$	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.15	0.23 0.15	3.1 2.9	3.1 2.9	0.5	5.0 4.8	0.95	0.7 0.4	0.1	0.1	0.1	0.67 0.34	6° 0°

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT552-1						~~99-07-29~~ 03-02-18

Figure 48. Package outline SOT552-1 (TSSOP10), PCF85263ATT1

FLIP CHIP DIE-12 I/O   SOT2035-1
1.185 X 0.935 X 0.22 PKG, 0.25 PITCH

TOP VIEW

VIEW D-D

BOTTOM VIEW

© NXP B.V. ALL RIGHTS RESERVED   DATE: 24 OCT 2019

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA01491D	REVISION: O

Figure 49. Package outline SOT2035-1 (WLCSP12), PCF85263AUK 1 of 2

FLIP CHIP DIE−12 I/O
1.185 X 0.935 X 0.22 PKG, 0.25 PITCH

SOT2035−1

NOTES:

1. ALL DIMENSIONS IN MILLIMETERS.

2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M−1994.

3. PIN A1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

4. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM C.

5. DATUM C, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 24 OCT 2019

| MECHANICAL OUTLINE
PRINT VERSION NOT TO SCALE | STANDARD:
NON JEDEC | DRAWING NUMBER:
98ASA01491D | REVISION:
O | |

Figure 50. Package outline SOT2035-1 (WLCSP12), PCF85263AUK 2 of 2

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet **Rev. 5.4 — 12 December 2025** Document feedback

83 / 102

18   Handling information

Handling information

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling Metal-Oxide Semiconductor (MOS) devices ensure that all normal precautions are taken as described in *JESD625-A*, *IEC 61340-5* or equivalent standards.

PCF85263A
Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 5.4 — 12 December 2025

Document feedback
84 / 102

19 Packing information

For tape and reel packing information, see ref.[4], ref.[5], ref.[6], and ref.[7] in Section 23.

PCF85263A

Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 5.4 — 12 December 2025

© 2025 NXP B.V. All rights reserved.

Document feedback

85 / 102

20 Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

20.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

20.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

• Through-hole components
• Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

• Board specifications, including the board finish, solder masks and vias
• Package footprints, including solder thieves and orientation
• The moisture sensitivity level of the packages
• Package placement
• Inspection and repair
• Lead-free soldering versus SnPb soldering

20.3 Wave soldering

Key characteristics in wave soldering are:

• Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
• Solder bath specifications, including temperature and impurities

20.4 Reflow soldering

Key characteristics in reflow soldering are:

• Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 51) than a SnPb process, thus reducing the process window
• Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board

- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 69 and Table 70

Table 69. SnPb eutectic process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C)	
	Volume (mm³)	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220

Table 70. Lead-free process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm³)		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 51.

MSL: Moisture Sensitivity Level

Figure 51. Temperature profiles for large and small components

For further information on temperature profiles, refer to Application Note *AN10365 "Surface mount reflow soldering description"*.

21 Footprint information

The figures given below show footprint information for various packages of PCF85263A.

Figure 52. Footprint information for reflow soldering of SOT96-1 (SO8), PCF85263AT

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet

Rev. 5.4 — 12 December 2025

Document feedback

88 / 102

Footprint information for reflow soldering of DFN2626-10 package **SOT1197-1**

Generic footprint pattern
Refer to the package outline drawing for actual layout

solder land

solder paste deposit

solder land plus solder paste

- - - - - occupied area

—— - —— solder resist

DIMENSIONS in mm

P	Ay	By	D	SLx	SLy	SPx	SPy	Gx	Gy	Hx	Hy
0.5	3.05	1.9	0.25	2.2	1.3	0.8	0.4	2.5	2.85	2.85	3.3

Issue date	11-07-27
	12-09-16

sot1197-1_fr

Figure 53. Footprint information for reflow soldering of SOT1197-1 (DFN2626-10),PCF85263ATL

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet **Rev. 5.4 — 12 December 2025** Document feedback

89 / 102

Figure 54. Footprint information for reflow soldering of SOT505-1 (TSSOP8),PCF85263ATT

Footprint information for reflow soldering of TSSOP10 package   **SOT552 -1**

solder land

- - - - occupied area

Dimensions in mm

Gy	Hy	Hx	P1
3.1	5.0	3.1	0.5

Issue date ~~11-04-19~~
13-05-02

sot552-1_fr

Figure 55. Footprint information for reflow soldering of SOT552-1 (TSSOP10), PCF85263ATT1

PCF85263A

Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 5.4 — 12 December 2025

22 Acronyms

Table 71 describes the acronyms used in this data sheet.

Table 71. Acronyms

Acronym	Description
BCD	Binary Coded Decimal
CMOS	Complementary Metal Oxide Semiconductor
ESD	ElectroStatic Discharge
HBM	Human Body Model
I^{2}C	Inter-Integrated Circuit
IC	Integrated Circuit
LSB	Least Significant Bit
MSB	Most Significant Bit
MSL	Moisture Sensitivity Level
PCB	Printed-Circuit Board
POR	Power-On Reset
RTC	Real-Time Clock
SCL	Serial Clock Line
SDA	Serial DAta line
SMD	Surface Mount Device

23 References

This section lists the references used to supplement this document.

[1]   JESD22-A114 Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)

[2]   JESD22-C101 Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components

[3]   JESD78 IC Latch-Up Test

[4]   SOT96-1_118 SO8; Reel pack; SMD, 13", packing information

[5]   SOT505-1_118 TSSOP8; Reel pack; SMD, 13", packing information

[6]   SOT552-1_118 TSSOP10; Reel pack; SMD, 13", packing information

[7]   SOT1197-1_115 DFN2626-10; Reel pack; SMD, 7", packing information

[8]   UM10204 I^{2}C-bus specification and user manual

[9]   UM10569 Store and transport requirements

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet

Rev. 5.4 — 12 December 2025

Document feedback

93 / 102

24 Revision history

Table 72 summarizes revisions to this document.

Table 72. Revision history

Document ID	Release date	Description
PCF85263A v.5.4	12 December 2025	Updated per CIN #202512014I: • Updated V_{ESD} CDM max value for PCF85263AT to 1000 V in Table 66. • Editorial fixes
PCF85263A v.5.3	22 November 2023	• Table 67: Added spec for $I_{L(BAT)}$ battery leakage current.
PCF85263A v.5.2	22 September 2021	• Product data sheet
PCF85263A v.5.1	18 June 2021	• Product data sheet
PCF85263A v.5	1 February 2021	• Product data sheet
PCF85263A v.4.1	27 November 2015	• Product data sheet
PCF85263A v.4	18 November 2015	• Product data sheet
PCF85263A v.3	16 January 2015	• Product data sheet
PCF85263A v.2	10 July 2014	• Product data sheet
PCF85263A v.1	18 April 2014	• Initial public release

25 Appendix

25.1 Real-Time Clock selection

Table 73. Selection of Real-Time Clocks

Type name	Alarm, Timer, Watchdog	Interrupt output	Interface	I$_{DD}$ typical (nA)	Battery backup	Timestamp, tamper input	AEC-Q100 compliant	Special features	Packages
PCF8563	X	1	I^{2}C	250	-	-	-	-	SO8, TSSOP8, HVSON10
PCF8564A	X	1	I^{2}C	250	-	-	-	Integrated oscillator caps	WLCSP
PCA8565	X	1	I^{2}C	600	-	-	Grade 1	High robustness, T$_{amb}$= -40 °C to 125 °C	TSSOP8, HVSON10
PCA8565A	X	1	I^{2}C	600	-	-	-	Integrated oscillator caps, T$_{amb}$= -40 °C to 125 °C	WLCSP
PCF85063	-	1	I^{2}C	220	-	-	-	Basic functions only, no alarm	HXSON8
PCF85063A	X	1	I^{2}C	220	-	-	-	Tiny package	SO8, DFN2626-10
PCF85063B	X	1	SPI	220	-	-	-	Tiny package	DFN2626-10
PCF85263A	X	2	I^{2}C	230	X	X	-	Timestamp, battery backup, stopwatch $^1/_{100}$ s	SO8, TSSOP10, TSSOP8, DFN2626-10
PCF85263B	X	2	SPI	230	X	X	-	Timestamp, battery backup, stopwatch $^1/_{100}$s	TSSOP10, DFN2626-10
PCF85363A	X	2	I^{2}C	230	X	X	-	Timestamp, battery backup, stopwatch $^1/_{100}$s, 64-Byte RAM	TSSOP10, DFN2626-10
PCF85363B	X	2	SPI	230	X	X	-	Timestamp, battery backup, stopwatch $^1/_{100}$s, 64-Byte RAM	TSSOP10, DFN2626-10
PCF8523	X	2	I^{2}C	150	X	-	-	Lowest power 150 nA in operation, Fm+ 1 MHz	SO8, HVSON8, TSSOP14, WLCSP
PCF2123	X	1	SPI	100	-	-	-	Lowest power 100 nA in operation	TSSOP14, HVQFN16
PCF2127	X	1	I^{2}C and SPI	500	X	X	-	Temperature compensated, quartz built in, calibrated, 512-Byte RAM	SO16
PCF2127A	X	1	I^{2}C and SPI	500	X	X	-	Temperature compensated, quartz built in, calibrated, 512-Byte RAM	SO20
PCF2129	X	1	I^{2}C and SPI	500	X	X	-	Temperature compensated, quartz built in, calibrated	SO16
PCF2129A	X	1	I^{2}C and SPI	500	X	X	-	Temperature compensated, quartz built in, calibrated	SO20
PCA2129	X	1	I^{2}C and SPI	500	X	X	Grade 3	Temperature compensated, quartz built in, calibrated	SO16
PCA21125	X	1	SPI	820	-	-	Grade 1	High robustness, T$_{amb}$= -40 °C to 125 °C	TSSOP14

Legal information

Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1]   Please consult the most recently issued document before initiating or completing a design.
[2]   The term 'short data sheet' is explained in section "Definitions".
[3]   The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL https://www.nxp.com.

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at https://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

I2C-bus — logo is a trademark of NXP B.V.

PCF85263A

Product data sheet Rev. 5.4 — 12 December 2025 Document feedback

97 / 102

Tables

Figures

PCF85263A

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Product data sheet

Rev. 5.4 — 12 December 2025

Document feedback

100 / 102

Contents