Quad Analog Switch/ Multiplexer/Demultiplexer

High-Performance Silicon-Gate CMOS

The MC74VHC4066 utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF–channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full power–supply range (from $V_{\rm CC}$ to GND).


The VHC4066 is identical in pinout to the metal–gate CMOS MC14066 and the high–speed CMOS HC4066A. Each device has four independent switches. The device has been designed so that the ON resistances (R_{ON}) are much more linear over input voltage than R_{ON} of metal–gate CMOS analog switches.

The ON/OFF control inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. For analog switches with voltage-level translators, see the VHC4316.

Features

- Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Wide Power–Supply Voltage Range $(V_{CC} GND) = 2.0$ to 12.0 Volts
- Analog Input Voltage Range $(V_{CC} GND) = 2.0$ to 12.0 Volts
- Improved Linearity and Lower ON Resistance over Input Voltage than the MC14016 or MC14066
- Low Noise
- Chip Complexity: 44 FETs or 11 Equivalent Gates
- These Devices are Pb-Free and are RoHS Compliant

PIN ASSIGNMENT






ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS



SOIC-14 D SUFFIX CASE 751A





TSSOP-14 DT SUFFIX CASE 948G



A = Assembly Location

WL, L = Wafer Lot Y = Year WW, W = Work Week G or = Pb-Free Package

(Note: Microdot may be in either location)

FUNCTION TABLE

On/Off Control	State of
Input	Analog Switch
L	Off
H	On

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74VHC4066DR2G	SOIC-14 (Pb-Free)	2500 / Tape & Reel
MC74VHC4066DTR2G	TSSOP-14 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.




Figure 1. Logic Diagram

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Positive DC Supply Voltage (Referenced to GND)	- 0.5 to + 14.0	V
V _{IS}	Analog Input Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
V _{in}	Digital Input Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
I	DC Current Into or Out of Any Pin	± 25	mA
P _D	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C

†Derating — SOIC Package: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	Positive DC Supply Voltage (Referenced to GND)	2.0	12.0	V
V _{IS}	Analog Input Voltage (Referenced to GND)	GND	V _{CC}	V
V _{in}	Digital Input Voltage (Referenced to GND)	GND	V _{CC}	V
V _{IO} *	Static or Dynamic Voltage Across Switch		1.2	V
T _A	Operating Temperature, All Package Types	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time, ON/OFF Control Inputs (Figure 14) $ \begin{array}{c} V_{CC} = 2.0 \text{ V} \\ V_{CC} = 3.0 \text{ V} \\ V_{CC} = 4.5 \text{ V} \\ V_{CC} = 9.0 \text{ V} \\ V_{CC} = 12.0 \text{ V} \end{array} $		1000 600 500 400 250	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

^{*}For voltage drops across the switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

DC ELECTRICAL CHARACTERISTIC Digital Section (Voltages Referenced to GND)

				Gu	aranteed Li	mit	
Symbol	Parameter	Test Conditions	V _{CC} V	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
V _{IH}	Minimum High-Level Voltage ON/OFF Control Inputs	R _{on} = Per Spec	2.0 3.0 4.5 9.0 12.0	1.5 2.1 3.15 6.3 8.4	1.5 2.1 3.15 6.3 8.4	1.5 2.1 3.15 6.3 8.4	V
V _{IL}	Maximum Low-Level Voltage ON/OFF Control Inputs	R _{on} = Per Spec	2.0 3.0 4.5 9.0 12.0	0.5 0.9 1.35 2.7 3.6	0.5 0.9 1.35 2.7 3.6	0.5 0.9 1.35 2.7 3.6	V
I _{in}	Maximum Input Leakage Current ON/OFF Control Inputs	V _{in} = V _{CC} or GND	12.0	± 0.1	± 1.0	± 1.0	μА
Icc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $V_{IO} = 0$ V	6.0 12.0	2 4	20 40	40 160	μА

DC ELECTRICAL CHARACTERISTICS Analog Section (Voltages Referenced to GND)

				Gu	aranteed Li	mit	
Symbol	Parameter	Test Conditions	v _{cc}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
R _{on}	Maximum "ON" Resistance	$\begin{split} &V_{in} = V_{IH} \\ &V_{IS} = V_{CC} \text{ to GND} \\ &I_{S} \leq 2.0 \text{ mA} \\ &(\text{Figures 2 through 7}) \end{split}$	2.0† 3.0† 4.5 9.0 12.0	— 120 70 70	 160 85 85	200 100 100	Ω
		$\begin{aligned} &V_{in} = V_{IH} \\ &V_{IS} = V_{CC} \text{ or GND (Endpoints)} \\ &I_{S} \leq 2.0 \text{ mA} \\ &(\text{Figures 2 through 7}) \end{aligned}$	2.0 3.0 4.5 9.0 12.0	— 70 50 30	— 85 60 60	— 100 80 80	
ΔR_{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$\begin{aligned} &V_{in} = V_{IH} \\ &V_{IS} = 1/2 \; (V_{CC} - GND) \\ &I_{S} \leq 2.0 \; mA \end{aligned}$	2.0 4.5 9.0 12.0		25 20 20	— 30 25 25	Ω
l _{off}	Maximum Off–Channel Leakage Current, Any One Channel	$V_{in} = V_{IL}$ $V_{IO} = V_{CC}$ or GND Switch Off	12.0	0.1	0.5	1.0	μА
I _{on}	Maximum On–Channel Leakage Current, Any One Channel	$V_{in} = V_{IH}$ $V_{IS} = V_{CC}$ or GND	12.0	0.1	0.5	1.0	μА

[†]At supply voltage (V_{CC}) approaching 3 V the analog switch-on resistance becomes extremely non-linear. Therefore, for low-voltage operation, it is recommended that these devices only be used to control digital signals.

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, ON/OFF Control Inputs: $t_f = t_f = 6 \text{ ns}$)

			Gu	Guaranteed Limit		
Symbol	Parameter	V _{CC} V	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Analog Input to Analog Output (Figures 18 and 13)	2.0 3.0 4.5 9.0 12.0	40 30 5 5 5	50 40 7 7 7	60 50 8 8 8	ns
t _{PLZ} , t _{PHZ}	Maximum Propagation Delay, ON/OFF Control to Analog Output (Figures 14 and 15)	2.0 3.0 4.5 9.0 12.0	80 60 20 20 20	90 70 25 25 25	110 80 35 35 35	ns
t _{PZL} , t _{PZH}	Maximum Propagation Delay, ON/OFF Control to Analog Output (Figures 14 and 15)	2.0 3.0 4.5 9.0 12.0	80 45 20 20 20	90 50 25 25 25	100 60 30 30 30	ns
С	Maximum Capacitance ON/OFF Control Input Control Input = GND Analog I/O Feedthrough	<u> </u>	10 35 1.0	10 35 1.0	10 35 1.0	pF
Con	Power Dissination Canacitance (Per Switch) (Figure 17)*		Typical	@ 25°C, V_{C0}	_C = 5.0 V	nF

		Typical @ 25°C, V _{CC} = 5.0 V	
C_{PD}	Power Dissipation Capacitance (Per Switch) (Figure 17)*	15	pF

^{*} Used to determine the no–load dynamic power consumption: $P_D = C_{PD} \ V_{CC}^2 f + I_{CC} \ V_{CC}$.

ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

Symbol	Parameter	Test Conditions	v _{cc}	Limit* 25°C 74HC	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure NO TAG)	$f_{in} = 1 \text{ MHz Sine Wave}$ Adjust f_{in} Voltage to Obtain 0 dBm at V_{OS} Increase f_{in} Frequency Until dB Meter Reads -3 dB $R_L = 50 \ \Omega, \ C_L = 10 \text{ pF}$	4.5 9.0 12.0	150 160 160	MHz
_	Off-Channel Feedthrough Isolation (Figure NO TAG)	$\begin{split} f_{in} &\equiv \text{Sine Wave} \\ \text{Adjust } f_{in} &\text{ Voltage to Obtain 0 dBm at V}_{IS} \\ f_{in} &= 10 \text{ kHz}, \text{ R}_{L} = 600 \ \Omega, \text{ C}_{L} = 50 \text{ pF} \end{split}$	4.5 9.0 12.0	- 50 - 50 - 50	dB
		f_{in} = 1.0 MHz, R_L = 50 Ω , C_L = 10 pF	4.5 9.0 12.0	- 40 - 40 - 40	
_	Feedthrough Noise, Control to Switch (Figure NO TAG)	$V_{in} \leq$ 1 MHz Square Wave ($t_r = t_f = 6$ ns) Adjust R _L at Setup so that I _S = 0 A R _L = 600 Ω , C _L = 50 pF	4.5 9.0 12.0	60 130 200	mV _{PP}
		$R_L = 10 \text{ k}\Omega$, $C_L = 10 \text{ pF}$	4.5 9.0 12.0	30 65 100	
_	Crosstalk Between Any Two Switches (Figure 16)	$ \begin{aligned} f_{in} &\equiv \text{Sine Wave} \\ \text{Adjust } f_{in} &\text{ Voltage to Obtain 0 dBm at V}_{IS} \\ f_{in} &= 10 \text{ kHz}, \text{ R}_{L} = 600 \ \Omega, \text{ C}_{L} = 50 \text{ pF} \end{aligned} $	4.5 9.0 12.0	- 70 - 70 - 70	dB
		f_{in} = 1.0 MHz, R_L = 50 Ω , C_L = 10 pF	4.5 9.0 12.0	- 80 - 80 - 80	
THD	Total Harmonic Distortion (Figure 20)	$\begin{split} f_{in} = 1 \text{ kHz}, & \text{ R}_L = 10 \text{ k}\Omega, \text{ C}_L = 50 \text{ pF} \\ \text{THD} = & \text{THD}_{Measured} - \text{THD}_{Source} \\ & \text{V}_{IS} = 4.0 \text{ V}_{PP} \text{ sine wave} \\ & \text{V}_{IS} = 8.0 \text{ V}_{PP} \text{ sine wave} \\ & \text{V}_{IS} = 11.0 \text{ V}_{PP} \text{ sine wave} \end{split}$	4.5 9.0 12.0	0.10 0.06 0.04	%

*Guaranteed limits not tested. Determined by design and verified by qualification.





Figure 2. Typical On Resistance, $V_{CC} = 2.0 \text{ V}$



 V_{is} , INPUT VOLTAGE (VOLTS), REFERENCED TO GROUND

Figure 3. Typical On Resistance, $V_{CC} = 4.5 \text{ V}$




Figure 4. Typical On Resistance, $V_{CC} = 6.0 \text{ V}$




Figure 5. Typical On Resistance, V_{CC} = 9.0 V




Figure 6. Typical On Resistance, $V_{CC} = 12 \text{ V}$




Figure 7. On Resistance Test Set-Up




Figure 8. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up





Figure 9. Maximum On Channel Leakage Current, Test Set-Up



*Includes all probe and jig capacitance.

Figure 10. Maximum On-Channel Bandwidth
Test Set-Up






Figure 11. Off-Channel Feedthrough Isolation, Test Set-Up

*Includes all probe and jig capacitance.



*Includes all probe and jig capacitance.

Figure 12. Feedthrough Noise, ON/OFF Control to Analog Out, Test Set-Up




ANALOG IN ON ANALOG OUT TEST POINT


SELECTED CONTROL 7 INPUT

*Includes all probe and jig capacitance.

Figure 18. Propagation Delays, Analog In to Analog Out

Figure 13. Propagation Delay Test Set-Up






*Includes all probe and jig capacitance.

Figure 14. Propagation Delay, ON/OFF Control to Analog Out

Figure 15. Propagation Delay Test Set-Up



*Includes all probe and jig capacitance.

Figure 16. Crosstalk Between Any Two Switches, Test Set-Up





Figure 17. Power Dissipation Capacitance
Test Set-Up



*Includes all probe and jig capacitance.

Figure 20. Total Harmonic Distortion, Test Set-Up

APPLICATION INFORMATION

The ON/OFF Control pins should be at V_{CC} or GND logic levels, V_{CC} being recognized as logic high and GND being recognized as a logic low. Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to V_{CC} or GND through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked–up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages V_{CC} and GND. The positive peak analog voltage should not exceed V_{CC} . Similarly, the negative peak analog voltage should not go below GND. In




Figure 19. Plot, Harmonic Distortion

the example below, the difference between V_{CC} and GND is twelve volts. Therefore, using the configuration in Figure 21, a maximum analog signal of twelve volts peak–to–peak can be controlled.

When voltage transients above V_{CC} and/or below GND are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure 22. These diodes should be small signal, fast turn–on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the Dx diodes with Mosorbs (high current surge protectors). Mosorbs are fast turn–on devices ideally suited for precise DC protection with no inherent wear out mechanism.




Figure 21. 12 V Application




Figure 22. Transient Suppressor Application




Figure 23. LSTTL/NMOS to HCMOS Interface




Figure 24. TTL/NMOS-to-CMOS Level Converter Analog Signal Peak-to-Peak Greater than 5 V (Also see VHC4316)






Figure 25. 4-Input Multiplexer


Figure 26. Sample/Hold Amplifier


PACKAGE DIMENSIONS

SOIC-14 CASE 751A-03 ISSUE K









- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

 2. CONTROLLING DIMENSION: MILLIMETERS.


 3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT MAXIMUM MATERIAL CONDITION.

 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.

 5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	1.35	1.75	0.054	0.068
A1	0.10	0.25	0.004	0.010
А3	0.19	0.25	0.008	0.010
b	0.35	0.49	0.014	0.019
D	8.55	8.75	0.337	0.344
E	3.80	4.00	0.150	0.157
е	1.27	1.27 BSC		BSC
Н	5.80	6.20	0.228	0.244
h	0.25	0.50	0.010	0.019
L	0.40	1.25	0.016	0.049
М	0 °	7 °	0°	7°

SOLDERING FOOTPRINT*




DIMENSIONS: MILLIMETERS

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

TSSOP-14 DT SUFFIX CASE 948G ISSUE B



NOTES:


- DIMENSIONING AND TOLERANCING PER
 ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.

 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

 5. DIMENSION K DOES NOT INCLUDE
- 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE –W–.

	MILLIMETERS INCHES		HES	
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026	BSC
Н	0.50	0.60	0.020	0.024
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
Κ	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40	BSC	0.252	BSC
M	0 °	8 °	0 °	8 °

SOLDERING FOOTPRINT



ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent—Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor

P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor:

<u>MC74VHC4066DR2</u> <u>MC74VHC4066DR2G</u> <u>MC74VHC4066DTR2</u> <u>MC74VHC4066DTR2G</u> <u>MC74VHC4066MELG</u> <u>MC74VHC4066MELG</u> <u>MC74VHC4066MG</u> <u>NLVHC4066ADR2G</u> <u>NLVHC4066ADR2</u> <u>NLV74VHC4066DTRG</u>