ISL59910, ISL59913

Triple Differential Receiver/Equalizer

The ISL59910 and ISL59913 are triple channel differential receivers and equalizers. They each contain three high speed differential receivers with five programmable poles. The outputs of these pole blocks are then summed into an output buffer. The equalization length is set with the voltage on a single pin. The ISL59910 and ISL59913 output can also be put into a high impedance state, enabling multiple devices to be connected in parallel and used in multiplexing applications.

The gain can be adjusted up or down on each channel by 6dB using the V_{GAIN} control signal. In addition, a further 6dB of gain can be switched in to provide a matched drive into a cable.

The ISL59910 and ISL59913 have a bandwidth of 150MHz and consume just 108mA on ±5V supply. A single input voltage sets the compensation levels for the required length of cable.

The ISL59910 is a special version of the ISL59913 that decodes syncs encoded onto the common modes of three pairs of CAT-5 cable by the EL4543 refer to the EL4543 datasheet for details.

The ISL59910 and ISL59913 are available in a 28 Ld QFN package and are specified for operation across the full -40°C to +85°C temperature range.

Features

- 150MHz -3dB bandwidth
- CAT-5 compensation
  - 100MHz at 600ft
  - 135MHz at 300ft
- 108mA supply current
- Differential input range: 3.2V
- Common-mode input range: -4V to +3.5V
- ±5V supply
- Output to within 1.5V of supplies
- Available in 28 Ld QFN package
- Pb-free plus anneal available (RoHS compliant)

Applications

- Twisted-pair receiving/equalizer
- KVM (Keyboard/Video/Mouse)
- VGA over twisted-pair
- Security video

Related Literature

For a full list of related documents, visit our website:

- ISL59910 and ISL59913 product pages

Ordering Information

PART NUMBER (Notes 2, 3)	PART MARKING	TAPE AND REEL (UNITS) (Note 1)	PACKAGE (RoHS Compliant)	PKG. DWG. #
ISL59910IRZ	59910 CRZ	-	28 Ld QFN	L28.4x5
ISL59910IRZ-T7	59910 CRZ	1k	28 Ld QFN	L28.4x5
ISL59913IRZ	59913 IRZ	-	28 Ld QFN	L28.4x5
ISL59913IRZ-T7	59913 IRZ	1k	28 Ld QFN	L28.4x5
ISL59913IRZ-EVALZ	Evaluation Board			
ISL59910IRZ-EVALZ	Evaluation Board			

NOTES:

1. Refer to TB347 for details about reel specifications.

2. Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

3. For Moisture Sensitivity Level (MSL), see the ISL59910 and ISL59913 product information pages. For more information about MSL, see TB363.

Pinouts

ISL59910 (28 LD QFN) TOP VIEW

ISL59913 (28 LD QFN) TOP VIEW

EXPOSED DIEPLATE SHOULD BE CONNECTED TO -5V

Pin Descriptions

PIN NUMBER	ISL59910		ISL59913	
	PIN NAME	PIN FUNCTION	PIN NAME	PIN FUNCTION
1	VSMO_B	-5V to blue output buffer	VSMO_B	-5V to blue output buffer
2	VOUT_B	Blue output voltage referenced to 0V pin	VOUT_B	Blue output voltage referenced to 0V pin
3	VSPO_B	+5V to blue output buffer	VSPO_B	+5V to blue output buffer
4	VSPO_G	+5V to green output buffer	VSPO_G	+5V to green output buffer

Pin Descriptions (Continued)

PIN NUMBER	ISL59910		ISL59913	
	PIN NAME	PIN FUNCTION	PIN NAME	PIN FUNCTION
5	VOUT_G	Green output voltage referenced to 0V pin	VOUT_G	Green output voltage referenced to 0V pin
6	VSMO_G	-5V to green output buffer	VSMO_G	-5V to green output buffer
7	VSMO_R	-5V to red output buffer	VSMO_R	-5V to red output buffer
8	VOUT_R	Red output voltage referenced to 0V pin	VOUT_R	Red output voltage referenced to 0V pin
9	VSPO_R	+5V to red output buffer	VSPO_R	+5V to red output buffer
10	VCTRL	Equalization control voltage (0V to 0.95V)	VCTRL	Equalization control voltage (0V to 0.95V)
11	VREF	Reference voltage for logic signals, V_{CTRL}, and V_{GAIN} pins	VREF	Reference voltage for logic signals, V_{CTRL}, and V_{GAIN} pins
12	VGAIN_R	Red channel gain voltage (0V to 1V)	VGAIN_R	Red channel gain voltage (0V to 1V)
13	VGAIN_G	Green channel gain voltage (0V to 1V)	VGAIN_G	Green channel gain voltage (0V to 1V)
14	VGAIN_B	Blue channel gain voltage (0V to 1V)	VGAIN_B	Blue channel gain voltage (0V to 1V)
15	VSM	-5V to core of chip	VSM	-5V to core of chip
16	VINP_R	Red positive differential input	VINP_R	Red positive differential input
17	VINM_R	Red negative differential input	VINM_R	Red negative differential input
18	VINP_G	Green positive differential input	VINP_G	Green positive differential input
19	VINM_G	Green negative differential input	VINM_G	Green negative differential input
20	VINP_B	Blue positive differential input	VINP_B	Blue positive differential input
21	VINM_B	Blue negative differential input	VINM_B	Blue negative differential input
22	VSP	+5V to core of chip	VSP	+5V to core of chip
23	HOUT	Decoded horizontal sync referenced to SYNCREF	VCM_R	Red common-mode voltage at inputs
24	VOUT	Decoded vertical sync referenced to SYNCREF	VCM_G	Green common-mode voltage at inputs
25	SYNCREF	Reference level for H_{OUT} and V_{OUT} logic outputs	VCM_B	Blue common-mode voltage at inputs
26	X2	Logic signal for x1/x2 output gain setting	X2	Logic signal for x1/x2 output gain setting
27	ENABLE	Chip enable logic signal	ENABLE	Chip enable logic signal
28	0V	0V reference for output voltage	0V	0V reference for output voltage
Thermal Pad		Must be connected to -5V		

Absolute Maximum Ratings   (T$_A$ = +25°C)

Supply Voltage between V$_S$+ and V$_S$-. .12V
Maximum Continuous Output Current per Channel. 30mA
Power Dissipation . . . . See "Typical Performance Curves"
Pin Voltages. . . . . V$_S$- -0.5V to V$_S$+ +0.5V
Storage Temperature . . . .-65°C to +150°C

Operating Conditions

Ambient Operating Temperature . . . .-40°C to +85°C
Die Junction Temperature . . . . +150°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" can permanently damage the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are ensured. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: T$_J$ = T$_C$ = T$_A$

Electrical Specifications   V$_{SA}$+ = V$_A$+ = +5V, V$_{SA}$- = V$_A$- = -5V, T$_A$ = +25°C, exposed die plate = -5V, unless otherwise specified.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
AC PERFORMANCE						
Bandwidth	BW	(See Figure 1)		150		MHz
Slew Rate	SR	V$_{IN}$ = -1V to +1V, V$_G$ = 0.39, V$_C$ = 0, R$_L$ = 75 + 75Ω		1.5		kV/μs
Total Harmonic Distortion	THD	10MHz 2V$_{P-P}$ out, V$_G$ = 1V, X2 gain, V$_C$ = 0		-50		dBc
DC PERFORMANCE						
Offset Voltage	V(V$_{OUT}$)$_{OS}$	X2 = high, no equalization	-110	-15	+110	mV
Channel-to-Channel Offset Matching	ΔV$_{OS}$	X2 = high, no equalization	-140	0	+140	mV
INPUT CHARACTERISTICS						
Common-Mode Input Range	CMIR			-4/+3.5		V
Output Noise	O$_{NOISE}$	V$_G$ = 0V, V$_C$ = 0V, X2 = HIGH, R$_{LOAD}$ = 150Ω, Input 50Ω to GND, 10MHz		-110		dBm
Common-Mode Rejection Ratio	CMRR	Measured at 10kHz		-80		dB
Common-Mode Rejection Ratio	CMRR	Measured at 10MHz		-55		dB
CM Amplifier Bandwidth	CMBW	10k ‖ 10pF load		50		MHz
CM Slew Rate	CM$_{SLEW}$	Measured at +1V to -1V		100		V/μs
Differential Input Capacitance	C$_{INDIFF}$	Capacitance V$_{INP}$ to V$_{INM}$		600		fF
Differential Input Resistance	R$_{INDIFF}$	Resistance V$_{INP}$ to V$_{INM}$	1			MΩ
CM Input Capacitance	C$_{INCM}$	Capacitance V$_{INP}$ = V$_{INM}$ to GND		1.2		pF
CM Input Resistance	R$_{INCM}$	Resistance V$_{INP}$ = V$_{INM}$ to GND	1			MΩ
Positive Input Current	+I$_{IN}$	DC bias at V$_{INP}$ = V$_{INM}$ = 0V		1		μA
Negative Input Current	-I$_{IN}$	DC bias at V$_{INP}$ = V$_{INM}$ = 0V		1		μA
Differential Input Range	V$_{INDIFF}$	V$_{INP}$ - V$_{INM}$ when slope gain falls to 0.9	2.5			V
OUTPUT CHARACTERISTICS						
Output Voltage Swing	V(V$_{OUT}$)	R$_L$ = 150Ω		±3.5		V
Output Drive Current	I(V$_{OUT}$)	R$_L$ = 10Ω, V$_{INP}$ = 1V, V$_{INM}$ = 0V, X2 = high, V$_G$ = 0.39	50	60		mA
CM Output Resistance of VCM_R/G/B (ISL59913 only)	R(V$_{CM}$)	At 100kHz		30		Ω
Gain	Gain	V$_C$ = 0, V$_G$ = 0.39, X2 = 5, R$_L$ = 150Ω	0.85	1.0	1.1	
Channel-to-Channel Gain Matching	ΔGain at DC	V$_C$ = 0, V$_G$ = 0.39, X2 = 5, R$_L$ = 150Ω		3	8	%
Channel-to-Channel Gain Matching	ΔGain at 15MHz	V$_C$ = 0.6, V$_G$ = 0.39, X2 = 5, R$_L$ = 150Ω, Frequency = 15MHz		3	11	%

Electrical Specifications $V_{SA}+ = V_A+ = +5V$, $V_{SA}- = V_A- = -5V$, $T_A = +25°C$, exposed die plate = -5V, unless otherwise specified.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
High Level output on V/H$_{OUT}$ (ISL59910 only)	V(SYNC)$_{HI}$		V(V$_{SP}$) - 0.1V		V(V$_{SP}$)	
Low Level output on V/H$_{OUT}$ (ISL59910 only)	V(SYNC)$_{LO}$		V(SYNCREF)		V(SYNCREF) + 0.1V	
SUPPLY						
Supply Current per Channel	I$_{SON}$	V$_{ENBL}$ = 5, V$_{INM}$ = 0	32	36	39	mA
Supply Current per Channel	I$_{SOFF}$	V$_{ENBL}$ = 0, V$_{INM}$ = 0	0.2		0.4	mA
Power Supply Rejection Ratio	PSRR	DC to 100kHz, ±5V supply		65		dB
LOGIC CONTROL PINS (ENABLE, X2)						
Logic High Level	V$_{HI}$	V$_{IN}$ - V$_{LOGIC}$ reference for ensured high level	1.4			V
Logic Low Level	V$_{LOW}$	V$_{IN}$ - V$_{LOGIC}$ reference for ensured low level			0.8	V
Logic High Input Current	I$_{LOGICH}$	V$_{IN}$ = 5V, V$_{LOGIC}$ = 0V			50	µA
Logic Low Input Current	I$_{LOGICL}$	V$_{IN}$ = 0V, V$_{LOGIC}$ = 0V			15	µA

Typical Performance Curves

FIGURE 1. FREQUENCY RESPONSE OF ALL CHANNELS

FIGURE 2. GAIN vs FREQUENCY ALL CHANNELS

FIGURE 3. GAIN vs FREQUENCY FOR VARIOUS V$_{CTRL}$

FIGURE 4. GAIN vs FREQUENCY FOR VARIOUS V$_{CTRL}$ AND V$_{GAIN}$

Typical Performance Curves (Continued)

FIGURE 5. GAIN vs FREQUENCY FOR VARIOUS V_{CTRL} AND CABLE LENGTHS

FIGURE 6. CHANNEL MISMATCH

FIGURE 7. OFFSET vs V_{CTRL}

FIGURE 8. DC GAIN vs V_{GAIN}

FIGURE 9. HARMONIC DISTORTION vs FREQUENCY

FIGURE 10. OUTPUT NOISE

RENESAS

Typical Performance Curves (Continued)


FIGURE 11. COMMON-MODE REJECTION

FIGURE 12. CM AMPLIFIER BANDWIDTH

FIGURE 13. (+)PSRR vs FREQUENCY

FIGURE 14. (-)PSRR vs FREQUENCY

FIGURE 15. BLUE CROSSTALK (CABLE LENGTH = 3ft.)

FIGURE 16. BLUE CROSSTALK (CABLE LENGTH = 600ft.)

Typical Performance Curves (Continued)

FIGURE 17. GREEN CROSSTALK (CABLE LENGTH = 3ft.)

FIGURE 18. GREEN CROSSTALK (CABLE LENGTH = 600ft.)

FIGURE 19. RED CROSSTALK (CABLE LENGTH = 3ft.)

FIGURE 20. RED CROSSTALK (CABLE LENGTH =600ft.)

FIGURE 21. RISE TIME AND FALL TIME

FIGURE 22. PULSE RESPONSE FOR VARIOUS CABLE
LENGTHS

## *Typical Performance Curves* (Continued)

JEDEC JESD51-7 HIGH EFFECTIVE THERMAL
CONDUCTIVITY TEST BOARD - QFN EXPOSED
DIEPAD SOLDERED TO PCB PER JESD51-5

FIGURE 23. PACKAGE POWER DISSIPATION vs AMBIENT
TEMPERATURE

JEDEC JESD51-3 LOW EFFECTIVE THERMAL
CONDUCTIVITY TEST BOARD

FIGURE 24. PACKAGE POWER DISSIPATION vs AMBIENT
TEMPERATURE

Applications Information

Logic Control

The ISL59913 has two logical input pins, Chip Enable (ENABLE) and Switch Gain (X2). The logic circuits all have a nominal threshold of 1.1V above the potential of the logic reference pin (VREF). In most applications it is expected that this chip runs from a +5V, 0V, -5V supply system with logic being run between 0V and +5V. In this case, tie the logic reference voltage to the 0V supply. If the logic is referenced to the -5V rail, connect the logic reference to -5V. The logic reference pin sources about 60µA and this rises to about 200µA if all inputs are true (positive).

The logic inputs all source up to 10µA when they are held at the logic reference level. When taken positive, the inputs sink a current dependent on the high level, up to 50µA for a high level 5V above the reference level.

If the logic inputs are not used, tie them to the appropriate voltage to define their state.

Control Reference and Signal Reference

Analog control voltages are required to set the equalizer and contrast levels. These signals are voltages in the range 0V to 1V, which are referenced to the control reference pin. It is expected that the control reference pin is tied to 0V and the control voltage varies from 0V to 1V. It is, however, acceptable to connect the control reference to any potential between -5V and 0V to which the control voltages are referenced.

The control voltage pins themselves are high impedance. The control reference pin sources between 0µA and 200µA depending on the control voltages being applied.

The control reference and logic reference effectively remove the necessity for the 0V rail and operation from ±5V (or 0V and 10V) only is possible. However, we still need a further reference to

define the 0V level of the single-ended output signal. The reference for the output signal is provided by the 0V pin. The output stage cannot pull fully up or down to either supply so it is important that the reference is positioned to allow full output swing. Tie the 0V reference to a quiet reference as any noise on this pin is transferred directly to the output. The 0V pin is a high impedance pin and draws DC bias currents of a few µA and similar levels of AC current.

Equalizing

When transmitting a signal across a twisted pair cable, the high frequency (above 1MHz) information is attenuated more significantly than the information at low frequencies. The attenuation is predominantly due to resistive skin effect losses and has a loss curve which depends on the resistivity of the conductor, surface condition of the wire, and the wire diameter. For the range of high performance twisted pair cables based on 24awg copper wire (CAT-5 etc), these parameters vary only a little between cable types and in general cables exhibit the same frequency dependence of loss. (The lower loss cables can be compared with somewhat longer lengths of similar cables.) This enables a single equalizing law equation to be built into the ISL59913.

With a control voltage applied between pins VCTRL and VREF, the frequency dependence of the equalization is shown in . The equalization matches the cable loss up to about 100MHz. Above this, system gain is rolled off rapidly to reduce noise bandwidth. The roll-off occurs more rapidly for higher control voltages, thus the system (cable + equalizer) bandwidth reduces as the cable length increases. This is desirable, as noise increases as the equalization increases.

Contrast

By varying the voltage between pins VGAIN and VREF, the gain of the signal path can be changed in the ratio 4:1. The gain change varies almost linearly with control voltage. For normal operation it is anticipated the X2 mode is selected and the output load is back matched. A unity gain to the output load is achieved with a gain control voltage of about 0.35V. This allows the gain to be trimmed up or down by 6dB to compensate for any gain/loss errors that affect the contrast of the video signal. Figure 25 shows an example plot of the gain to the load with gain control voltage.

FIGURE 25. VARIATION OF GAIN WITH GAIN CONTROL VOLTAGE

Common-Mode Sync Decoding

The ISL59910 features common-mode decoding to allow horizontal and vertical synchronization information, which has been encoded on the three differential inputs by the EL4543, to be decoded. The entire RGB video signal can therefore be transmitted, along with the associated synchronization information, by using just three twisted pairs.

Decoding is based on the EL4543 encoding scheme, as described in Figure 26 and Table 1. The scheme is a three-level system, which has been designed such that the sum of the common-mode voltages results in a fixed average DC level with no AC content. This eliminates the effect of EMI radiation into the common-mode signals along the twisted pairs of the cable

The common-mode voltages are initially extracted by the ISL59910 from the three input pairs. These are then passed to an internal logic decoding block to provide Horizontal and Vertical sync output signals (H_{OUT} and V_{OUT}).

FIGURE 26. H AND V SYNCS ENCODED

TABLE 1. H AND V SYNC DECODING

RED CM	GREEN CM	BLUE CM	H_{SYNC}	V_{SYNC}
Mid	High	Low	Low	Low
High	Low	Mid	Low	High
Low	High	Mid	High	Low
Mid	Low	High	High	High

NOTE: Level 'Mid' is halfway between 'High' and 'Low'

Power Dissipation

The ISL59910 and ISL59913 are designed to operate with ±5V supply voltages. The supply currents are tested in production and specified to be less than 39mA per channel. Operating at ±5V power supply, the total power dissipation is:

$$PD_{MAX} = 3 \times \left[2 \times V_S \times I_{SMAX} + (V_S - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_L} \right]$$

(EQ. 1)

where:

- PD_{MAX} = Maximum power dissipation

- V_S = Supply voltage = 5V

- I_{SMAX} = Maximum quiescent supply current per channel = 39mA

- V_{OUTMAX} = Maximum output voltage swing of the application = 2V

- R_L = Load resistance = 150Ω

$$PD_{MAX} = 1.29W$$

(EQ. 2)

θ_{JA} required for long term reliable operation can be calculated using Equation 3:

$$\theta_{JA} = \frac{(T_J - T_A)}{PD} = 50.4\,^\circ C W \qquad \text{(EQ. 3)}$$

where

• T_J is the maximum junction temperature (+150°C)

• T_A is the maximum ambient temperature (+85°C)

For a QFN 28 package in a properly laid out PCB heatsinking copper area, +37°C/W θ_{JA} thermal resistance can be achieved. To disperse the heat, the bottom heatspreader must be soldered to the PCB. Heat flows through the heatspreader to the circuit board copper, then spreads and converts to air. Thus the PCB copper plane becomes the heatsink. This has proven to be a very effective technique.

Revision History The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please visit our website to make sure you have the latest revision.

DATE	REVISION	CHANGE
Sep 28, 2018	FN6406.1	Added Related Literature section. Moved Pinouts after Ordering Information table. Updated Ordering Information table by updating brand for ISL59913 parts, adding Notes 1 and 3, adding Evaluation boards, updating POD number, and updating tape and reel column. Added Revision History. Updated disclaimer and moved to end of document. Updated POD from MDP0046 to L28.4x5.

Package Outline Drawing

L28.4x5
28 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE
Rev 0, 9/06

PIN 1
INDEX AREA

4.00

A

B

5.00

0.10
2X

TOP VIEW

0.40

2.65

PIN #1 INDEX AREA
CHAMFER 0.400 X 45°

23

28

22

1

3.65

0.5x7=3.50 REF

4.20

0.50

15

8

14

9

0.50

0.25

0.10 M C A B

0.5x5=2.50 REF

3.20 REF

BOTTOM VIEW

PACKAGE
BOUNDARY

(0.40)

(28X 0.25)

(4.200)

(3.65)

(0.50)

(28X 0.60)

(2.65)

(3.20)

TYPICAL RECOMMENDED LAND PATTERN

MAX. 1.00

SEE DETAIL "X"

0.10 C

C

0.00-0.05

SEATING PLANE

0.08 C

SIDE VIEW

C

0.20REF

5

0~0.05

DETAIL "X"

NOTES:

1. Controlling dimensions are in mm.
   Dimensions in ( ) for reference only.

2. Unless otherwise specified, tolerance : Decimal ±0.05
   Angular ±2°

3. Dimensioning and tolerancing conform to AMSE Y14.5M-1994.

4. Bottom side Pin#1 ID is diepad chamfer as shown.

5. Tiebar shown (if present) is a non-functional feature.

Notice

RENESAS

Renesas Electronics Corporation

http://www.renesas.com

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Renesas Electronics](#):
  [ISL59910IRZ](#) [ISL59910IRZ-T7](#) [ISL59913IRZ](#) [ISL59913IRZ-T7](#)